CMOS SERIAL-TO-PARALLEL FIFO 2,048 x 9 and 4,096 x 9

IDT72132 IDT72142

FEATURES:

- 35ns parallel-port access time, 45ns cycle time
- 50MHz serial port shift rate
- Expandable in depth and width with no external components
- Programmable word lengths including 8, 9, 16-18, and 32-36 bit using Flexshift[™] serial input without using any additional components
- Multiple status flags: Full, Almost-Full (1/8 from full), Half-Full, Almost Empty (1/8 from empty), and Empty
- Asynchronous and simultaneous read and write operations
- Dual-Port zero fall-through architecture
- Retransmit capability in single device mode
- Produced with high-performance, low-power CMOS technology
- Available in the 28-pin plastic DIP
- Industrial temperature range (-40°C to +85°C)

DESCRIPTION:


The IDT72132/72142 are high-speed, low-power serial-to-parallel FIFOs. These FIFOs are ideally suited to serial communications applications, tape/disk controllers, and local area networks (LANs). These devices can be configured with the IDTs parallel-to-serial FIFOs (IDT72131/72141) for bidirectional serial data buffering.

The FIFO has a serial input port and a 9-bit parallel output port. Wider and deeper serial-to-parallel data buffers can be built using multiple IDT72132/72142 chips. IDTs unique Flexshift serial expansion logic (SIX, NW) makes width expansion possible with no additional components. These FIFOs will expand to a variety of word widths including 8, 9, 16, and 32 bits. These devices can also be directly connected for depth expansion.


Five flags are provided to monitor the FIFO. The Full and Empty flags prevent any FIFO data overflow or underflow conditions. The Almost-Full (7/8), Half-Full, and Almost-Empty (1/8) flags signal memory utilization within the FIFO.

The IDT72132/72142 is fabricated using IDTs high-speed submicron CMOS technology.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



2752 drw 02

PLASTIC DIP (P28-1, order code: P)
TOP VIEW

The IDT logo is a registered trademark of Integrated Device Technology, Inc

PIN DESCRIPTIONS

Symbol	Name	I/O	Description
SI	Serial Input	I	Serial data is shifted in least significant bit first. In the serial cascade mode, the Serial Input (SI) pins are tied together and SIX plus D7, D8 determine which device stores the data.
RS	Reset	I	When \overline{RS} is set LOW, internal READ and WRITE pointers are set to the first location of the RAM array. \overline{HF} and \overline{FF} go HIGH, and \overline{AEF} , and \overline{EF} go LOW. A reset is required before an initial WRITE after power-up. \overline{R} must be HIGH during an \overline{RS} cycle.
\overline{NW}	Next Write	1	To program the Serial In word width , connect \overline{NW} with one of the Data Set pins (D7, D8).
SICP	Serial Input Clock		Serial data is read into the serial input register on the rising edge of SICP. In both Depth and Serial Word Width Expansion modes, all of the SICP pins are tied together.
R	Read	1	When READ is LOW, data can be read from the RAM array sequentially, independent of SICP. In order for READ to be active, $\overline{\text{EF}}$ must be HIGH. When the FIFO is empty ($\overline{\text{EF}}$ -LOW), the internal READ operation is blocked and Q0-Q8 are in a high impedance condition.
FL/RT	First Load/ Retransmit	I	This is a dual-purpose input. In the single device configuration (\overline{XI} grounded), activating retransmit ($\overline{FL/RT}$ -LOW) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. \overline{R} must be HIGH and SICP must be LOW before setting $\overline{FL/RT}$ LOW. Retransmit is not possible in depth expansion. In the depth expansion configuration, $\overline{FL/RT}$ grounded indicates the first activated device.
ΧI	Expansion In	I	In the single device configuration, \overline{XI} is grounded. In depth expansion or daisy chain expansion, \overline{XI} is connected to \overline{XO} (expansion out) of the previous device.
SIX	Serial Input Expansion		In the Expansion mode, the SIX pin of the least significant device is tied HIGH. The SIX pin of all other devices is connected to the D7 or D8 pin of the previous device. For single device operation, SIX is tied HIGH.
ŌĒ	Output Enable	Ι	When \overline{OE} is set LOW, the parallel output buffers receive data from the RAM array. When \overline{OE} is set HIGH, parallel three state buffers inhibit data flow.
Q0-Q8	Output Data	0	Data outputs for 9-bit wide data.
FF	Full Flag	0	When \overline{FF} goes LOW, the device is full and data must not be clocked by SICP. When \overline{FF} is HIGH, the device is not full. See the diagram on page 7 for more details.
타	Empty Flag	0	When $\overline{\text{EF}}$ goes LOW, the device is empty and further READ operations are inhibited. When $\overline{\text{EF}}$ is HIGH, the device is not empty.
ĀĒĒ	Almost-Empty/ Almost-Full Flag	0	When \overline{AEF} is LOW, the device is empty to 1/8 full or 7/8 to completely full. When \overline{AEF} is HIGH, the device is greater than 1/8 full, but less than 7/8 full.
XO/HF	Expansion Out/ Half-Full Flag	0	This is a dual-purpose output. In the single device configuration (\overline{XI} grounded), the device is more than half full when \overline{HF} is LOW. In the depth expansion configuration (\overline{XO} connected to \overline{XI} of the next device), a pulse is sent from \overline{XO} to \overline{XI} when the last location in the RAM array is filled.
D7, D8	Data Set	0	The appropriate Data Set pin (D7, D8) is connected to $\overline{\text{NW}}$ to program the Serial In data word width. For example: D7 - $\overline{\text{NW}}$ programs a 8-bit word width, D8 - $\overline{\text{NW}}$ programs a 9-bit word width, etc.
Vcc	Power Supply		Single Power Supply of 5V.
GND	Ground		Three grounds at 0V.

2752 tbl 01

STATUS FLAGS

Number of W	ords in FIFO				
IDT72132	IDT72142	<u>FF</u>	<u>AEF</u>	<u>HF</u>	<u>EF</u>
0	0	Н	L	Н	L
1-255	1-511	Н	L	Н	Н
256-1,024	512-2,048	Н	Н	Н	Н
1,025-1,792	2,049-3,584	Н	Н	L	Н
1,793-2,047	3,585-4,095	Н	L	L	Н
2,048	4,096	L	L	L	Н

2752 tbl 02

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with	-0.5 to +7.0	V
	Respect to GND		
Tstg	Storage Temperature	-55 to +125	°C
lout	DC Output Current	-50 to +50	mA

NOTE: 2752 tbl 03

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage Commercial	2.0	_	_	V
VIL ⁽¹⁾	Input Low Voltage	_	_	0.8	V
Та	Operating Temperature Industrial	e -40	_	+85	°C

NOTE:

2752 tbl 04

1. 1.5V undershoots are allowed for 10ns once per cycle.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	10	pF
Соит	Output Capacitance	Vout = 0V	12	pF

NOTE:

2752 tbl 05

DC ELECTRICAL CHARACTERISTICS

(Industrial: VCC = $5.0V \pm 10\%$, TA = -40° C to $+85^{\circ}$ C)

Symbol	Parameter	Min.	Тур.	Max.	Unit
IIL ⁽¹⁾	Input Leakage Current (Any Input)	-1	_	1	μΑ
IOL ⁽²⁾	Output Leakage Current	-10	_	10	μΑ
Vон	Output Logic "1" Voltage, IOUT = -2mA	2.4	_	_	V
Vol	Output Logic "0" Voltage, IOUT = 8mA	_	_	0.4	V
ICC1 ⁽³⁾	Active Power Supply Current	_	90	140	mA
ICC2 ^(3,4)	Standby Current (R = RS = FL/RT = VIH; SICP = VIL)	_	8	12	mA
ICC3 ^(3,4)	Power Down Current	_	_	2	mA

NOTES:

2752 tbl 06

- 1. Measurements with $0.4 \le VIN \le VCC$.
- 2. $R \le VIL$, $0.4 \le VOUT \le VCC$.
- 3. $\underline{\text{Tested with outputs open (Iout = 0)}}$.
- 4. $\overline{RS} = \overline{FL/RT} = \overline{R} = Vcc 0.2V$; SICP $\leq 0.2V$; all other inputs = Vcc 0.2V or GND + 0.2V, which toggle at 20 MHz.

^{1.} Characterized values, not currently tested.

AC ELECTRICAL CHARACTERISTICS

(Industrial: $VCC = 5.0V \pm 10\%$, $TA = -40^{\circ}C$ to $+85^{\circ}C$)

				strial		
			132L35 142L35	IDT721 IDT721		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
ts	Parallel Shift Frequency	_	22.2	_	15	MHz
tSICP	Serial-InShift Frequency	_	50	_	40	MHz
PARALL	EL OUTPUT TIMINGS					•
tA	Access Time	_	35	<u> </u>	50	ns
trr	Read Recovery Time	10		15	_	ns
trpw	Read Pulse Width	35	_	50	_	ns
trc	Read Cycle Time	45	_	65		ns
trlz	Read Pulse LOW to Data Bus at Low-Z ⁽¹⁾	5	_	10	_	ns
trhz	Read Pulse HIGH to Data Bus at High-Z ⁽¹⁾	_	20	<u> </u>	30	ns
tDV	Data Valid from Read Pulse HIGH	5	_	5	_	ns
toehz	Output Enable to High-Z (Disable)(1)	_	15	<u> </u>	15	ns
tOELZ	Output Enable to Low-Z (Enable) ⁽¹⁾	5	l –	5	_	ns
taoe	Output Enable to Data Valid (Q0-8)	_	20	_	22	ns
SERIAL	INPUT TIMINGS				ı	
tsis	Serial Data in Set-Up Time to SICP Rising Edge	12	_	15	_	ns
tsih	Serial Data in Hold Time to SICP Rising Edge	0	_	0	_	ns
tsıx	SIX Set-Up Time to SICP Rising Edge	5	<u> </u>	5	_	ns
tsicw	Serial-In Clock Width HIGH/LOW	8	_	10	_	ns
FLAG TI			<u>I</u>	1	<u> </u>	
tSICEF	SICP Rising Edge (Last Bit - First Word) to EF HIGH	_	45	Τ_	65	ns
tsicff	SICP Rising Edge (Bit 1 - Last Word) to FF LOW		30	 	40	ns
tsicf	SICP Rising Edge to HF, AEF		45	 	65	ns
trffsi	Recovery Time SICP After FF Goes HIGH	15	 10	15		ns
tref	Read LOW to EF LOW		30	_	45	ns
trff	Read HIGH to FF HIGH		30	 	45	ns
trF	Read HIGH to Transitioning HF and AEF		45	<u> </u>	65	ns
trpe	Read Pulse Width After EF HIGH	35	_	50		ns
RESET 1		- 55	<u> </u>	1 30		113
trsc	Reset Cycle Time	45	Ι	65	T	ns
trs	Reset Pulse Width	35		50		ns
trss	Reset Set-up Time	35	 	50		
trsr	Reset Recovery Time	10		15		ns ns
tRSF1	Reset to EF and AEF LOW	10	45	13	65	
tRSF2	Reset to HF and FF HIGH		45		65	ns
trsdl	Reset to D LOW	20	45	35	05	ns
tPOI	SICP Rising Edge to D	5	17	5	20	ns
	ISMIT TIMINGS	3	1 17	3	20	ns
		15	1	65		no
trtc trt	Retransmit Cycle Time Retransmit Pulse Width	45 35	 	65 50	 	ns
trr trr		.	 	+	 	ns
trts trtp	Retransmit Set-up Time	35 10	 -	50	 	ns
trtr Deptu i	Retransmit Recovery Time	10		15		ns
	EXPANSION MODE TIMINGS		1 40	1		
tXOL	Read/Write to XO LOW		40	 	50	ns
txoH	Read/Write to XO HIGH	<u> </u>	40	<u> </u>	50	ns
txı	XI Pulse Width	35	 -	50		ns
txir	XI Recovery Time	10		10		ns
txis	XI Set-up Time	16	-	15	_	ns

NOTE:


2752 tbl 07

1. Guaranteed by design minimum times, not tested

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure A

2752 tbl 08



or equivalent circuit

Figure A. Output Load

*Includies jig and scope capacitances

FUNCTIONAL DESCRIPTION

Serial Data Input


The serial data is input on the SI pin. The data is clocked in on the rising edge of SICP providing the Full Flag ($\overline{\text{FF}}$) is not asserted. If the Full Flag is asserted then the next parallel data word is inhibited from moving into the RAM array. NOTE: SICP should not be clocked once the last bit of the last word has been shifted in, as indicated by $\overline{\text{NW}}$ HIGH and $\overline{\text{FF}}$ LOW. If it is, then the input data will be lost.

The serial word is shifted in Least Significant Bit first. Thus, when the FIFO is read, the Least Significant Bit will come out on Q0 and the second bit is on Q1 and so on. The serial word width must be programmed by connecting the appropriate Data Set line (D7, D8) to the $\overline{\text{NW}}$ input. The data set lines are taps off a digital delay line. Selecting one of these taps programs the width of the serial word to be written in.

Parallel Data Output

A read cycle is initiated on the falling edge of Read (\overline{R}) provided the Empty Flag is not set. The output data is accessed on a first-in/first-out basis, independent of the ongoing write operations. The data is available the after the falling edge of \overline{R} and the output bus Q goes into high impedance after \overline{R} goes HIGH.


Alternately, the user can access the FIFO by keeping \overline{R} LOW and enabling data on the bus by asserting Output Enable (\overline{OE}). When \overline{R} is LOW, the \overline{OE} signal enables data on the output bus. When \overline{R} is LOW and \overline{OE} is HIGH, the output bus is three-stated. When \overline{R} is HIGH, the output bus is disabled irrespective of \overline{OE} .



NOTE

1. Input bits are numbered 0 to n-1. D7 and D8 correspond to n=8 and n=9 respectively

Figure 1. Reset



1. Input bits are numbered 0 to n-1.

Figure 2. Write Operation




Figure 3. Read Operation





Figure 4. Output Enable Timings



NOTE:

1. After FF goes LOW and the last bit of the final word has been clocked in, SICP should not be clocked until FF goes HIGH.

Figure 5. Full Flag from Last Write to First Read




Figure 6. Empty Flag from Last Read to First Write





Figure 7. Empty Boundry Condition Timing



NOTE:

1. After FF goes LOW and the last bit of the final word has been clocked in, SICP should not be clocked until FF goes HIGH.

Figure 8. Full Boundry Condition Timing





Figure 9. Half-Full, Almost-Full and Almost-Empty Timings



1. $\overline{\text{EF}}$, $\overline{\text{AEF}}$, $\overline{\text{HF}}$ and $\overline{\text{FF}}$ may change status during Retransmit, but flags will be valid at trtc.

Figure 10. Retransmit




Figure 11. Expansion-Out




Figure 12. Expansion-In

OPERATING CONFIGURATIONS

Single Device Configuration

In the standalone case, the SIX line is tied HIGH and not used. On the first LOW-to-HIGH of the SICP clock, both of the

Data Set lines (D7, D8) go LOW and a new serial word is started. The Data Set lines then go HIGH on the equivalent SICP clock pulse. This continues until the D line connected to $\overline{\text{NW}}$ goes HIGH completing the serial word. The cycle is then repeated with the next LOW-to-HIGH transition of SICP.




Figure 13. Nine-Bit Word Single Device Configuration

TRUTH TABLES

TABLE 1: RESET AND RETRANSMIT

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

	Inputs			Interna	Outputs			
Mode	RS	FL/RT	XI	Read Pointer	Write Pointer	ĀĒF, ĒF	FF	HF
Reset	0	Х	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	Х	Х	Х
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	Х	Х	Х

NOTE:

2752 tbl 09

Pointer will increment if appropriate flag is HIGH.

Width Expansion Configuration

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SIX line of the least significant device HIGH and the SIX of the subsequent devices to the appropriate Data Set lines of the previous devices, a cascaded serial word is achieved. On the first LOW-to-HIGH clock edge of SICP, both the Data Set lines go LOW. Just as in the standalone case, on each corresponding clock cycle, the equivalent Data Set line goes HIGH in order of least to most significant.




Figure 14. Serial-In to Parallel-Out Data of 16 Bits

Depth Expansion (Daisy Chain) Mode

The IDT72132/72142 can be easily adapted to applications where the requirements are for greater than 2,048/4,096 words. Figure 15 demonstrates Depth Expansion using three IDT72132/72142. Any depth can be attained by adding additional IDT72132/72142 operates in the Depth Expansion configuration when the following conditions are met:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have \overline{FL} in the high state.
- 3. The Expansion Out (\overline{XO}) pin and Expansion In (\overline{XI}) pin of each device must be tied together.
- 4. External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the OR-ing of all EFs and OR-ing of all FFs (i.e., all must be set to generate the correct composite (FF) or (EF).
- 5. The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion mode.




Figure 15. An 8K x 8 Serial-In Parallel-Out FIFO

TABLE 2: RESET AND FIRST LOAD TRUTH TABLE — DEPTH EXPANSION/COMPOUND EXPANSION MODE

		Inputs Internal Status Outputs			tputs		
Mode	RS	FL/RT	XI	Read Pointer	Write Pointer	ĒF	FF
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	Х	(1)	Х	Х	Х	Х

NOTES:

2752 tbl 10 and the previous device

- 1. \overline{XI} is connected to \overline{XO} of the previous device.
- 2. \overline{RS} = Reset Input, $\overline{FL}/\overline{RT}$ = First Load/Retransmit, \overline{EF} = Empty Flag Ouput, \overline{FF} = Full Flag Output, \overline{XI} = Expansion Input.

SERIAL INPUT WITH WIDTH AND DEPTH EXPANSION





Figure 16. An 8K x 24 Serial-In, Parallel-Out FIFO Using Six IDT72142s

ORDERING INFORMATION



2752 drw 20