NCS2535

Triple 1.4 GHz Current Feedback Op Amp with Enable Feature

NCS2535 is a triple 1.4 GHz current feedback monolithic operational amplifier featuring high slew rate and low differential gain and phase error. The current feedback architecture allows for a superior bandwidth and low power consumption. This device features an enable pin.

Features

- −3.0 dB Small Signal BW (A_V = +2.0, V_O = 0.5 V_{p-p}) 1.4 GHz Typ
- Slew Rate 2500 V/μs
- Supply Current 12 mA per Amplifier
- Input Referred Voltage Noise 5.0 nV/$\sqrt{Hz}$
- THD −69 dB (f = 5.0 MHz, V_O = 2.0 V_{p-p})
- Output Current 120 mA
- Enable Pin Available
- This is a Pb−Free Device

Applications

- High Resolution Video
- Line Driver
- High−Speed Instrumentation
- Wide Dynamic Range IF Amp



Figure 1. Frequency Response: Gain (dB) vs. Frequency Av = +2.0

ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM



TSSOP−16
DT SUFFIX
CASE 948F

NCS2535 = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb−Free Package
(Note: Microdot may be in either location)

TSSOP−16 PINOUT



(Top View)

ORDERING INFORMATION

Device	Package	Shipping†
NCS2535DTG	TSSOP−16	96 Units/Rail
NCS2535DTR2G	TSSOP−16	2500 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PIN FUNCTION DESCRIPTION

Pin	Symbol	Function	Equivalent Circuit
9, 12, 15	OUTx	Output	
3, 6	V_{EE}	Negative Power Supply	
2, 5, 8	+INx	Non−inverted Input	
1, 4, 7	−INx	Inverted Input	See Above
11, 14	V_{CC}	Positive Power Supply	
10, 13, 16	$\overline{EN}$	Enable	

ENABLE PIN TRUTH TABLE

	High	Low*
Enable	Disabled	Enabled

*Default open state



Figure 2. Simplified Device Schematic

ATTRIBUTES

Characteristics	Value
ESD Human Body Model Machine Model Charged Device Model	 2.0 kV (Note 1) 200 V 1.0 kV
Moisture Sensitivity (Note 2)	Level 1
Flammability Rating Oxygen Index: 28 to 34	UL 94 V−0 @ 0.125 in

1. 0.8 kV between the input pairs +IN and −IN pins only. All other pins are 2.0 kV.
2. For additional information, see Application Note AND8003/D.

MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Power Supply Voltage	V_S	11	Vdc
Input Voltage Range	V_I	$\leq V_S$	Vdc
Input Differential Voltage Range	V_{ID}	$\leq V_S$	Vdc
Output Current	I_O	120	mA
Maximum Junction Temperature (Note 3)	T_J	150	°C
Operating Ambient Temperature	T_A	−40 to +85	°C
Storage Temperature Range	T_{stg}	−60 to +150	°C
Power Dissipation	P_D	(See Graph)	mW
Thermal Resistance, Junction−to−Air	$R_{\theta JA}$	156	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

3. Power dissipation must be considered to ensure maximum junction temperature (T_J) is not exceeded.

MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated is limited by the associated rise in junction temperature. For the plastic packages, the maximum safe junction temperature is 150°C. If the maximum is exceeded momentarily, proper circuit operation will be restored as soon as the die temperature is reduced. Leaving the device in the “overheated” condition for an extended period can result in device damage. To ensure proper operation, it is important to observe the derating curves.



Figure 3. Power Dissipation vs. Temperature

AC ELECTRICAL CHARACTERISTICS (V_{CC} = +5.0 V, V_{EE} = −5.0 V, T_A = −40°C to +85°C, R_L = 150 Ω to GND, R_F = 330 Ω, A_V = +2.0, Enable is left open, unless otherwise specified).

Symbol	Characteristic	Conditions	Min	Typ	Max	Unit
FREQUENCY DOMAIN PERFORMANCE						
BW	Bandwidth 3.0 dB Small Signal 3.0 dB Large Signal	 A_V = +2.0, V_O = 0.5 V_{p-p} A_V = +2.0, V_O = 2.0 V_{p-p}		 1400 650		MHz
$GF_{0.1dB}$	0.1 dB Gain Flatness Bandwidth	A_V = +2.0		120		MHz
dG	Differential Gain	A_V = +2.0, R_L = 150 Ω, f = 3.58 MHz		0.02		%
dP	Differential Phase	A_V = +2.0, R_L = 150 Ω, f = 3.58 MHz		0.02		°
TIME DOMAIN RESPONSE						
SR	Slew Rate	A_V = +2.0, V_{step} = 2.0 V		2500		V/μs
t_s	Settling Time 0.1%	 A_V = +2.0, V_{step} = 2.0 V		 13		ns
t_r t_f	Rise and Fall Time	(10%−90%) A_V = +2.0, V_{step} = 2.0 V		1.5		ns
t_{ON}	Turn−on Time			55		ns
t_{OFF}	Turn−off Time			55		ns
HARMONIC/NOISE PERFORMANCE						
THD	Total Harmonic Distortion	f = 5.0 MHz, V_O = 2.0 V_{p-p}		−69		dB
HD2	2nd Harmonic Distortion	f = 5.0 MHz, V_O = 2.0 V_{p-p}		−73		dBc
HD3	3rd Harmonic Distortion	f = 5.0 MHz, V_O = 2.0 V_{p-p}		−73		dBc
IP3	Third−Order Intercept	f = 10 MHz, V_O = 1.0 V_{p-p}		34		dBm
SFDR	Spurious−Free Dynamic Range	f = 5.0 MHz, V_O = 2.0 V_{p-p}		73		dBc
e_N	Input Referred Voltage Noise	f = 1.0 MHz		5.0		$nV/\sqrt{Hz}$
i_N	Input Referred Current Noise	f = 1.0 MHz, Inverting f = 1.0 MHz, Non−Inverting		20 30		$pA/\sqrt{Hz}$

DC ELECTRICAL CHARACTERISTICS (V_{CC} = +5.0 V, V_{EE} = −5.0 V, T_A = −40°C to +85°C, R_L = 150 Ω to GND, R_F = 330 Ω, A_V = +2.0, Enable is left open, unless otherwise specified).

Symbol	Characteristic	Conditions	Min	Typ	Max	Unit
DC PERFORMANCE						
V_{IO}	Input Offset Voltage		−10	0	10	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Coefficient			6.0		μV/°C
I_{IB}	Input Bias Current	+Input (Non−Inverting), V_O = 0 V −Input (Inverting), V_O = 0 V (Note 4)		±3.0 ±6.0	±35 ±35	μA
$\Delta I_{IB}/\Delta T$	Input Bias Current Temperature Coefficient	+Input (Non−Inverting), V_O = 0 V −Input (Inverting), V_O = 0 V		+40 −10		nA/°C
V_{IH}	Input High Voltage (Enable) (Note 4)		+3.0			V
V_{IL}	Input Low Voltage (Enable) (Note 4)				+1.0	V
INPUT CHARACTERISTICS						
V_{CM}	Input Common Mode Voltage Range (Note 4)		±3.0	±4.0		V
CMRR	Common Mode Rejection Ratio	(See Graph)	40	50		dB
R_{IN}	Input Resistance	+Input (Non−Inverting) −Input (Inverting)		150 70		kΩ Ω
C_{IN}	Differential Input Capacitance			1.0		pF
OUTPUT CHARACTERISTICS						
R_{OUT}	Output Resistance	Closed Loop Open Loop		0.1 13		Ω
V_O	Output Voltage Range		±3.0	±4.0		V
I_O	Output Current		±80	±120		mA
POWER SUPPLY						
V_S	Operating Voltage Supply			10		V
$I_{S,ON}$	Power Supply Current − Enabled per amplifier (Note 4)	V_O = 0 V	6.0	12	18	mA
$I_{S,OFF}$	Power Supply Current − Disabled per amplifier	V_O = 0 V		0.1	0.3	mA
	Crosstalk	Channel to Channel, f = 5.0 MHz		60		dB
PSRR	Power Supply Rejection Ratio	(See Graph)	40	55		dB

4. Guaranteed by design and/or characterization.

AC ELECTRICAL CHARACTERISTICS (V_{CC} = +2.5 V, V_{EE} = −2.5 V, T_A = −40°C to +85°C, R_L = 150 Ω to GND, R_F = 330 Ω, A_V = +2.0, Enable is left open, unless otherwise specified).

Symbol	Characteristic	Conditions	Min	Typ	Max	Unit
FREQUENCY DOMAIN PERFORMANCE						
BW	Bandwidth 3.0 dB Small Signal 3.0 dB Large Signal	 A_V = +2.0, V_O = 0.5 V_{p-p} A_V = +2.0, V_O = 1.0 V_{p-p}		 800 450		MHz
$GF_{0.1dB}$	0.1 dB Gain Flatness Bandwidth	A_V = +2.0		100		MHz
dG	Differential Gain	A_V = +2.0, R_L = 150 Ω, f = 3.58 MHz		0.02		%
dP	Differential Phase	A_V = +2.0, R_L = 150 Ω, f = 3.58 MHz		0.02		°
TIME DOMAIN RESPONSE						
SR	Slew Rate	A_V = +2.0, V_{step} = 1.0 V		1500		V/μs
t_s	Settling Time 0.1%	 A_V = +2.0, V_{step} = 1.0 V		 10		ns
t_r t_f	Rise and Fall Time	(10%−90%) A_V = +2.0, V_{step} = 1.0 V		1.2		ns
t_{ON}	Turn−on Time			55		ns
t_{OFF}	Turn−off Time			55		ns
HARMONIC/NOISE PERFORMANCE						
THD	Total Harmonic Distortion	f = 5.0 MHz, V_O = 1.0 V_{p-p}		−58		dB
HD2	2nd Harmonic Distortion	f = 5.0 MHz, V_O = 1.0 V_{p-p}		−61		dBc
HD3	3rd Harmonic Distortion	f = 5.0 MHz, V_O = 1.0 V_{p-p}		−64		dBc
IP3	Third−Order Intercept	f = 10 MHz, V_O = 0.5 V_{p-p}		28		dBm
SFDR	Spurious−Free Dynamic Range	f = 5.0 MHz, V_O = 1.0 V_{p-p}		61		dBc
e_N	Input Referred Voltage Noise	f = 1.0 MHz		5.0		$nV/\sqrt{Hz}$
i_N	Input Referred Current Noise	f = 1.0 MHz, Inverting f = 1.0 MHz, Non−Inverting		20 30		$pA/\sqrt{Hz}$

DC ELECTRICAL CHARACTERISTICS (V_{CC} = +2.5 V, V_{EE} = −2.5 V, T_A = −40°C to +85°C, R_L = 150 Ω to GND, R_F = 330 Ω, A_V = +2.0, Enable is left open, unless otherwise specified).

Symbol	Characteristic	Conditions	Min	Typ	Max	Unit
DC PERFORMANCE						
V_{IO}	Input Offset Voltage		−10	0	+10	mV
$\Delta V_{IO}/\Delta T$	Input Offset Voltage Temperature Coefficient			6.0		μV/°C
I_{IB}	Input Bias Current	+Input (Non−Inverting), V_O = 0 V −Input (Inverting), V_O = 0 V (Note 5)		±3.0 ±6.0	±35 ±35	μA
$\Delta I_{IB}/\Delta T$	Input Bias Current Temperature Coefficient	+Input (Non−Inverting), V_O = 0 V −Input (Inverting), V_O = 0 V		+40 −10		nA/°C
V_{IH}	Input High Voltage (Enable) (Note 5)		+1.5			V
V_{IL}	Input Low Voltage (Enable) (Note 5)				+0.5	V
INPUT CHARACTERISTICS						
V_{CM}	Input Common Mode Voltage Range (Note 5)		±1.1	±1.5		V
CMRR	Common Mode Rejection Ratio	(See Graph)	40	50		dB
R_{IN}	Input Resistance	+Input (Non−Inverting) −Input (Inverting)		150 70		kΩ Ω
C_{IN}	Differential Input Capacitance			1.0		pF
OUTPUT CHARACTERISTICS						
R_{OUT}	Output Resistance	Closed Loop Open Loop		0.1 13		Ω
V_O	Output Voltage Range		±1.1	±1.5		V
I_O	Output Current		±80	±120		mA
POWER SUPPLY						
V_S	Operating Voltage Supply			5.0		V
$I_{S,ON}$	Power Supply Current − Enabled per amplifier (Note 5)	V_O = 0 V	6.0	11	18	mA
$I_{S,OFF}$	Power Supply Current − Disabled per amplifier	V_O = 0 V		0.09	0.3	mA
	Crosstalk	Channel to Channel, f = 5.0 MHz		60		dB
PSRR	Power Supply Rejection Ratio	(See Graph)	40	55		dB

5. Guaranteed by design and/or characterization.



Figure 4. Typical Test Setup (A_V = +2.0, R_F = 330 Ω, R_L = 150 Ω)



Figure 5. Frequency Response: Gain (dB) vs. Frequency A_V = +2.0



Figure 6. Frequency Response: Gain (dB) vs. Frequency A_V = +1.0



Figure 7. Large Signal Frequency Response Gain (dB) vs. Frequency



Figure 8. Small Signal Frequency Response Gain (dB) vs. Frequency



Figure 9. Small Signal Step Response Vertical: 500 mV/div Horizontal: 10 ns/div



Figure 10. Large Signal Step Response Vertical: 2 V/div Horizontal: 10 ns/div



Figure 11. THD, HD2, HD3 vs. Frequency



Figure 12. THD, HD2, HD3 vs. Frequency



Figure 13. Input Referred Voltage Noise vs. Frequency



Figure 14. CMRR vs. Frequency



Figure 15. PSRR vs. Frequency



Figure 16. Differential Gain



Figure 17. Differential Phase



Figure 18. Supply Current per Amplifier vs. Power Supply (Enabled)



Figure 19. Supply Current per Amplifier vs. Temperature (Disabled)



Figure 20. Output Voltage Swing vs. Supply Voltage



Figure 21. Transimpedance (ROL) vs. Frequency



Figure 22. Closed Loop Output Resistance vs. Frequency



Figure 23. Frequency Response vs. Capacitive Load



Figure 24. Turn ON Time Delay
Vertical: (EN) 500mV/div (OUT) 1V/div
Horizontal: 40ns/div



Figure 25. Turn OFF Time Delay
Vertical: (EN) 500mV/div (OUT) 1V/div
Horizontal: 40ns/div



Figure 26. Crosstalk (dBc) vs. Frequency (Crosstalk measured on Channel 2 with input signal on Channel 1 and 3)



Figure 27. Channel Matching vs. Frequency

General Design Considerations

The current feedback amplifier is optimized for use in high performance video and data acquisition systems. For current feedback architecture, its closed−loop bandwidth depends on the value of the feedback resistor. The closed−loop bandwidth is not a strong function of gain, as is for a voltage feedback amplifier, as shown in Figure 28.



Figure 28. Frequency Response vs. R_F

The −3.0 dB bandwidth is, to some extent, dependent on the power supply voltages. By using lower power supplies, the bandwidth is reduced, because the internal capacitance increases. Smaller values of feedback resistor can be used at lower supply voltages, to compensate for this affect.

Feedback and Gain Resistor Selection for Optimum Frequency Response

A current feedback operational amplifier's key advantage is the ability to maintain optimum frequency response independent of gain by using appropriate values for the feedback resistor. To obtain a very flat gain response, the feedback resistor tolerance should be considered as well. Resistor tolerance of 1% should be used for optimum flatness. Normally, lowering RF resistor from its recommended value will peak the frequency response and extend the bandwidth while increasing the value of RF resistor will cause the frequency response to roll off faster. Reducing the value of RF resistor too far below its recommended value will cause overshoot, ringing, and eventually oscillation.

Since each application is slightly different, it is worth some experimentation to find the optimal RF for a given circuit. A value of the feedback resistor that produces ~0.1 dB of peaking is the best compromise between stability and maximal bandwidth. It is not recommended to use a current feedback amplifier with the output shorted directly to the inverting input.

Printed Circuit Board Layout Techniques

Proper high speed PCB design rules should be used for all wideband amplifiers as the PCB parasitics can affect the overall performance. Most important are stray capacitances at the output and inverting input nodes as it can effect peaking and bandwidth. A space (3/16″ is plenty) should be left around the signal lines to minimize coupling. Also, signal lines connecting the feedback and gain resistors should be short enough so that their associated inductance does not cause high frequency gain errors. Line lengths less than 1/4″ are recommended.

Video Performance

This device designed to provide good performance with NTSC, PAL, and HDTV video signals. Best performance is obtained with back terminated loads as performance is degraded as the load is increased. The back termination reduces reflections from the transmission line and effectively masks transmission line and other parasitic capacitances from the amplifier output stage.

ESD Protection

All device pins have limited ESD protection using internal diodes to power supplies as specified in the attributes table (see Figure 29). These diodes provide moderate protection to input overdrive voltages above the supplies. The ESD diodes can support high input currents with current limiting series resistors. Keep these resistor values as low as possible since high values degrade both noise performance and frequency response. Under closed−loop operation, the ESD diodes have no effect on circuit performance. However, under certain conditions the ESD diodes will be evident. If the device is driven into a slewing condition, the ESD diodes will clamp large differential voltages until the feedback loop restores closed−loop operation. Also, if the device is powered down and a large input signal is applied, the ESD diodes will conduct.

NOTE: Human Body Model for +IN and –IN pins are rated at 0.8 kV while all other pins are rated at 2.0 kV.



Figure 29. Internal ESD Protection

PACKAGE DIMENSIONS

TSSOP−16
CASE 948F−01
ISSUE A



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE −W−.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	4.90	5.10	0.193	0.200
B	4.30	4.50	0.169	0.177
C	−−−	1.20	−−−	0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
H	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
M	0 °	8 °	0 °	8 °

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative