

Freescale Semiconductor

Data Sheet: Technical Data

Document Number: MPC8569EEC

Rev. 2, 10/2013

MPC8569E

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications

- High-performance, 32-bit e500 core, scaling up to 1.33 GHz, that implements the Power Architecture® technology
 - 2799 MIPS at 1.33 GHz (estimated Dhrystone 2.1)
 - 36-bit physical addressing
 - Double-precision embedded floating point APU using 64-bit operands
 - Embedded vector and scalar single-precision floating-point APUs using 32- or 64-bit operands
 - Memory management unit (MMU)
- Integrated L1/L2 cache
 - L1 cache—32-Kbyte data and 32-Kbyte instruction
 - L2 cache—512-Kbyte (8-way set associative)
- Two DDR2/DDR3 SDRAM memory controllers with full ECC support
 - One 64-bit or two 32-bit data bus configuration
 - Up to 400 MHz clock (800 MHz data rate)
 - Supporting up to 16 Gbytes of main memory
 - Using ECC, detects and corrects all single-bit errors and detects all double-bit errors and all errors within a nibble
 - Invoke a level of system power management by asserting MCKE SDRAM signal on-the-fly to put the memory into a low-power sleep mode
 - Both hardware and software options to support battery-backed main memory
 - Initialization bypass feature that allow system designers to prevent re-initialization of main memory during system power on following abnormal shutdown
- Integrated security engine (SEC) optimized to process all the algorithms associated with IPsec, IKE, SSL/TLS, iSCSI, SRTP, IEEE Std 802.11iTM, IEEE Std 802.16TM (WiMAX), IEEE 802.1aeTM (MACSec), 3GPP, A5/3 for GSM and EDGE, and GEA3 for GPRS.
 - XOR engine for parity checking in RAID storage applications
 - Four crypto-channels, each supporting multi-command descriptor chains

- Cryptographic execution units for PKEU, DEU, AESU, AFEU, MDEU, KEU, CRCU, RNG and SEU-SNOW
- QUICC Engine technology
 - Four 32-bit RISC cores
 - Supports Ethernet, ATM, POS, and T1/E1 along with associated interworking
 - Four Gigabit Ethernet interfaces (up to two with SGMII)
 - Up to eight 10/100-Mbps Ethernet interfaces
 - Up to 16 T1/E1 TDM links (512 \times 64 channels)
 - Multi-PHY UTOPIA/POS-PHY L2 interface (16-bit)
 - IEEE Std 1588™ v2 support
 - SPI and Ethernet PHY management interface
 - One full-/low-speed USB interface supporting USB 2.0
 - General-purpose I/O signals
- High-speed interfaces (multiplexed) supporting:
 - Two 1× Serial RapidIO interfaces (with message unit) or one 4x interface
 - − ×4/×2/×1 PCI Express interface
 - Two SGMII interfaces
- On-chip network switch fabric
- 133 MHz, 16-bit, 3.3 V I/O, enhanced local bus (eLBC) with memory controller
- Enhanced secured digital host controller (eSDHC) used for SD/MMC card interface
- Integrated four-channel DMA controller
- Dual I²C and dual universal asynchronous receiver/transmitter (DUART) support
- Programmable interrupt controller (PIC)
- IEEE Std 1149.1TM JTAG test access port
- 1.0-V and 1.1-V core voltages with 3.3-V, 2.5-V, 1.8-V, 1.5-V and 1.0-V I/O
- 783-pin FC-PBGA package, 29 mm × 29 mm

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

**freescale™



Table of Contents

1	Pin A	ssignments and Reset States4
	1.1	Ball Layout Diagrams
	1.2	Pinout List
2	Elect	rical Characteristics
	2.1	Overall DC Electrical Characteristics
	2.2	Power Characteristics
	2.3	Input Clocks
	2.4	DDR2 and DDR3 SDRAM Controller
	2.5	DUART53
	2.6	Ethernet Interface
	2.7	Ethernet Management Interface
	2.8	HDLC, BISYNC, Transparent, and Synchronous UART
		Interfaces
	2.9	High-Speed SerDes Interfaces (HSSI)
	2.10	PCI Express
	2.11	Serial RapidIO (SRIO)90
	2.12	l ² C95
	2.13	GPIO98
	2.14	JTAG Controller99
	2.15	Enhanced Local Bus Controller
	2.16	Enhanced Secure Digital Host Controller (eSDHC) 108

	2.17	Timers
	2.18	Programmable Interrupt Controller (PIC) 111
	2.19	SPI Interface
	2.20	TDM/SI
	2.21	USB Interface
	2.22	UTOPIA/POS Interface
3	Ther	mal
	3.1	Thermal Characteristics
	3.2	Recommended Thermal Model
	3.3	Thermal Management Information 120
4	Pack	age Description
	4.1	Package Parameters for the MPC8569E 122
	4.2	Mechanical Dimensions of the FC-PBGA with Full Lid123
5	Orde	ring Information
	5.1	Part Numbers Fully Addressed by This Document 124
	5.2	Part Marking
	5.3	Part Numbering
6	Prod	uct Documentation125
7	Docu	ment Revision History



NOTE

The MPC8569E is also available without a security engine in a configuration known as the MPC8569. All specifications other than those relating to security apply to the MPC8569 exactly as described in this document.

The following figure shows the major functional units within the MPC8569E.




Figure 1. MPC8569E Block Diagram



Ball Layout Diagrams

1 Pin Assignments and Reset States

1.1 Ball Layout Diagrams

The following figure shows the top view of the MPC8569E 783-pin BGA ball map diagram.




Figure 2. MPC8569E Top View Ballmap

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



The following figure provides detailed view A of the MPC8569E 783-pin BGA ball map diagram.




Figure 3. MPC8569E Detail A Ball Map



Ball Layout Diagrams

The following figure provides detailed view B of the MPC8569E 783-pin BGA ball map diagram.




Figure 4. MPC8569E Detail B Ball Map



The following figure provides detailed view C of the MPC8569E 783-pin BGA ball map diagram.




Figure 5. MPC8569E Detail C Ball Map



Ball Layout Diagrams

The following figure provides detailed view D of the MPC8569E 783-pin BGA ball map diagram.




Figure 6. MPC8569E Detail D Ball Map



1.2 Pinout List

The following table provides the pinout listing for the MPC8569E 783 FC-PBGA package.

Table 1. MPC8569E Pinout Listing

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
	Clocks			
RTC	M25	I	OV_{DD}	_
SYSCLK	P25	I	OV _{DD}	_
	DDR SDRAM Memory Interfa	ce		
D1_MA0	E18	0	GV _{DD}	_
D1_MA1	A18	0	GV _{DD}	_
D1_MA2	H19	0	GV _{DD}	_
D1_MA3	G20	0	GV _{DD}	_
D1_MA4	B18	0	GV _{DD}	_
D1_MA5	H18	0	GV _{DD}	_
D1_MA6	C18	0	GV _{DD}	_
D1_MA7	J21	0	GV _{DD}	_
D1_MA8	E19	0	GV _{DD}	_
D1_MA9	G19	0	GV _{DD}	_
D1_MA10	J18	0	GV _{DD}	_
D1_MA11	A19	0	GV _{DD}	_
D1_MA12	J22	0	GV _{DD}	_
D1_MA13	A15	0	GV _{DD}	_
D1_MA14	D20	0	GV _{DD}	_
D1_MA15	C15	0	GV _{DD}	_
D1_MBA0	K17	0	GV _{DD}	_
D1_MBA1	F18	0	GV _{DD}	_
D1_MBA2	E20	0	GV _{DD}	_
D1_MCAS	J17	0	GV _{DD}	_
D1_MCK0	E24	0	GV _{DD}	_
D1_MCK0	E23	0	GV _{DD}	_
D1_MCK1	J24	0	GV _{DD}	_
D1_MCK1	J23	0	GV _{DD}	_
D1_MCK2	C20	0	GV _{DD}	_
D1_MCK2	C19	0	GV _{DD}	_
D1_MCKE0	G21	0	GV _{DD}	_
D1_MCKE1	J20	0	GV _{DD}	_



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
D1_MCKE2	C17	0	GV _{DD}	_
D1_MCKE3	A16	0	GV _{DD}	_
D1_MCS0	D17	0	GV _{DD}	_
D1_MCS1	K16	0	GV _{DD}	_
D1_MCS2	K20	0	GV _{DD}	_
D1_MCS3	G16	0	GV _{DD}	_
D1_MDIC0	A20	I/O	GV _{DD}	27
D1_MDIC1	A17	I/O	GV _{DD}	27
D1_MDM0	A27	I/O	GV _{DD}	_
D1_MDM1	E27	I/O	GV _{DD}	_
D1_MDM2	J27	I/O	GV _{DD}	_
D1_MDM3	A23	I/O	GV _{DD}	_
D1_MDM8	E22	I/O	GV _{DD}	_
D1_MDQ0	C28	I/O	GV _{DD}	_
D1_MDQ1	C27	I/O	GV _{DD}	_
D1_MDQ2	C25	I/O	GV _{DD}	_
D1_MDQ3	B25	I/O	GV _{DD}	_
D1_MDQ4	B28	I/O	GV _{DD}	_
D1_MDQ5	A28	I/O	GV _{DD}	_
D1_MDQ6	A26	I/O	GV _{DD}	_
D1_MDQ7	A25	I/O	GV _{DD}	_
D1_MDQ8	G28	I/O	GV _{DD}	_
D1_MDQ9	G27	I/O	GV _{DD}	_
D1_MDQ10	G25	I/O	GV _{DD}	_
D1_MDQ11	F25	I/O	GV _{DD}	_
D1_MDQ12	F28	I/O	GV _{DD}	_
D1_MDQ13	E28	I/O	GV _{DD}	_
D1_MDQ14	E26	I/O	GV _{DD}	_
D1_MDQ15	E25	I/O	GV _{DD}	_
D1_MDQ16	L27	I/O	GV _{DD}	_
D1_MDQ17	L26	I/O	GV _{DD}	_
D1_MDQ18	K23	I/O	GV _{DD}	_
D1_MDQ19	K25	I/O	GV _{DD}	_
D1_MDQ20	K28	I/O	GV _{DD}	_
D1_MDQ21	J28	I/O	GV _{DD}	_

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
D1_MDQ22	J26	I/O	GV _{DD}	_
D1_MDQ23	J25	I/O	GV _{DD}	_
D1_MDQ24	C24	I/O	GV _{DD}	_
D1_MDQ25	C22	I/O	GV _{DD}	_
D1_MDQ26	C21	I/O	GV _{DD}	_
D1_MDQ27	B21	I/O	GV _{DD}	_
D1_MDQ28	B24	I/O	GV _{DD}	_
D1_MDQ29	A24	I/O	GV _{DD}	_
D1_MDQ30	A22	I/O	GV _{DD}	_
D1_MDQ31	A21	I/O	GV _{DD}	_
D1_MDQS0	D26	I/O	GV _{DD}	_
D1_MDQS0	C26	I/O	GV _{DD}	_
D1_MDQS1	H26	I/O	GV _{DD}	_
D1_MDQS1	G26	I/O	GV _{DD}	_
D1_MDQS2	K24	I/O	GV _{DD}	_
D1_MDQS2	L25	I/O	GV _{DD}	_
D1_MDQS3	D23	I/O	GV _{DD}	_
D1_MDQS3	C23	I/O	GV _{DD}	_
D1_MDQS8	H23	I/O	GV _{DD}	_
D1_MDQS8	G23	I/O	GV _{DD}	_
D1_MECC0	G24	I/O	GV _{DD}	_
D1_MECC1	H22	I/O	GV _{DD}	_
D1_MECC2	G22	I/O	GV _{DD}	_
D1_MECC3	F21	I/O	GV _{DD}	_
D1_MECC4	F24	I/O	GV _{DD}	_
D1_MECC5	D22	I/O	GV _{DD}	_
D1_MECC6	E21	I/O	GV _{DD}	_
D1_MECC7	D21	I/O	GV _{DD}	_
D1_MODT0	C16	0	GV _{DD}	_
D1_MODT1	J16	0	GV _{DD}	_
D1_MODT2	G17	0	GV _{DD}	_
D1_MODT3	E16	0	GV _{DD}	_
D1_MAPAR_OUT	E15	0	GV _{DD}	_
D1_MAPAR_ERR	F15	I	GV _{DD}	_
D1_MRAS	G18	0	GV _{DD}	_



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
D1_MWE	E17	0	GV _{DD}	_
D2_MA0	E4	0	GV _{DD}	_
D2_MA1	A4	0	GV _{DD}	_
D2_MA2	J7	0	GV _{DD}	_
D2_MA3	G6	0	GV _{DD}	_
D2_MA4	B4	0	GV _{DD}	_
D2_MA5	H4	0	GV _{DD}	_
D2_MA6	G3	0	GV _{DD}	_
D2_MA7	J8	0	GV _{DD}	_
D2_MA8	E5	0	GV _{DD}	_
D2_MA9	G5	0	GV _{DD}	_
D2_MA10	J6	0	GV _{DD}	_
D2_MA11	A5	0	GV _{DD}	_
D2_MA12	J9	0	GV _{DD}	_
D2_MA13	D3	0	GV _{DD}	_
D2_MA14	D6	0	GV _{DD}	_
D2_MA15	B1	0	GV _{DD}	_
D2_MBA0	J5	0	GV _{DD}	_
D2_MBA1	F4	0	GV _{DD}	_
D2_MBA2	E6	0	GV _{DD}	_
D2_MCAS	J4	0	GV _{DD}	_
D2_MCK0	E10	0	GV _{DD}	_
D2_MCK0	E9	0	GV _{DD}	_
D2_MCK1	J11	0	GV _{DD}	_
D2_MCK1	J10	0	GV _{DD}	_
D2_MCK2	C6	0	GV _{DD}	_
D2_MCK2	C5	0	GV _{DD}	_
D2_MCKE0	G7	0	GV _{DD}	_
D2_MCKE1	K8	0	GV _{DD}	_
D2_MCKE2	C2	0	GV _{DD}	_
D2_MCKE3	A2	0	GV _{DD}	_
D2_MCS0	E3	0	GV _{DD}	_
D2_MCS1	A6	0	GV _{DD}	_
D2_MCS2	H7	0	GV _{DD}	_
D2_MCS3	G2	0	GV _{DD}	_

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
D2_MDIC0	J2	I/O	GV _{DD}	27
D2_MDIC1	L2	I/O	GV _{DD}	27
D2_MDM0/D1_MDM4	A13	I/O	GV _{DD}	_
D2_MDM1/D1_MDM5	D13	I/O	GV _{DD}	_
D2_MDM2/D1_MDM6	G14	I/O	GV _{DD}	_
D2_MDM3/D1_MDM7	A9	I/O	GV _{DD}	_
D2_MDM8	E8	I/O	GV _{DD}	_
D2_MDQ0/D1_MDQ32	B14	I/O	GV _{DD}	_
D2_MDQ1/D1_MDQ33	C14	I/O	GV _{DD}	_
D2_MDQ2/D1_MDQ34	C11	I/O	GV _{DD}	_
D2_MDQ3/D1_MDQ35	B11	I/O	GV _{DD}	_
D2_MDQ4/D1_MDQ36	B15	I/O	GV _{DD}	_
D2_MDQ5/D1_MDQ37	A14	I/O	GV _{DD}	_
D2_MDQ6/D1_MDQ38	A12	I/O	GV _{DD}	_
D2_MDQ7/D1_MDQ39	A11	I/O	GV _{DD}	_
D2_MDQ8/D1_MDQ40	F14	I/O	GV _{DD}	_
D2_MDQ9/D1_MDQ41	F13	I/O	GV _{DD}	_
D2_MDQ10/D1_MDQ42	G11	I/O	GV _{DD}	_
D2_MDQ11/D1_MDQ43	F11	I/O	GV _{DD}	_
D2_MDQ12/D1_MDQ44	E14	I/O	GV _{DD}	_
D2_MDQ13/D1_MDQ45	D14	I/O	GV _{DD}	_
D2_MDQ14/D1_MDQ46	D12	I/O	GV _{DD}	_
D2_MDQ15/D1_MDQ47	E11	I/O	GV _{DD}	_
D2_MDQ16/D1_MDQ48	J15	I/O	GV _{DD}	_
D2_MDQ17/D1_MDQ49	J14	I/O	GV _{DD}	_
D2_MDQ18/D1_MDQ50	K13	I/O	GV _{DD}	_
D2_MDQ19/D1_MDQ51	J12	I/O	GV _{DD}	_
D2_MDQ20/D1_MDQ52	H15	I/O	GV _{DD}	_
D2_MDQ21/D1_MDQ53	G15	I/O	GV _{DD}	_
D2_MDQ22/D1_MDQ54	G13	I/O	GV _{DD}	_
D2_MDQ23/D1_MDQ55	H12	I/O	GV _{DD}	_
D2_MDQ24/D1_MDQ56	C10	I/O	GV _{DD}	_
D2_MDQ25/D1_MDQ57	C8	I/O	GV _{DD}	_
D2_MDQ26/D1_MDQ58	C7	I/O	GV _{DD}	_
D2_MDQ27/D1_MDQ59	B7	I/O	GV _{DD}	_



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
D2_MDQ28/D1_MDQ60	B10	I/O	GV _{DD}	_
D2_MDQ29/D1_MDQ61	A10	I/O	GV _{DD}	_
D2_MDQ30/D1_MDQ62	A8	I/O	GV _{DD}	_
D2_MDQ31/D1_MDQ63	A7	I/O	GV _{DD}	_
D2_MDQS0/D1_MDQS4	C12	I/O	GV _{DD}	_
D2_MDQS0/D1_MDQS4	C13	I/O	GV _{DD}	_
D2_MDQS1/D1_MDQS5	G12	I/O	GV _{DD}	_
D2_MDQS1/D1_MDQS5	F12	I/O	GV _{DD}	_
D2_MDQS2/D1_MDQS6	J13	I/O	GV _{DD}	_
D2_MDQS2/D1_MDQS6	K14	I/O	GV _{DD}	_
D2_MDQS3/D1_MDQS7	D9	I/O	GV _{DD}	_
D2_MDQS3/D1_MDQS7	C9	I/O	GV _{DD}	_
D2_MDQS8	H9	I/O	GV _{DD}	_
D2_MDQS8	G9	I/O	GV _{DD}	_
D2_MECC0	G10	I/O	GV _{DD}	_
D2_MECC1	H8	I/O	GV _{DD}	_
D2_MECC2	G8	I/O	GV _{DD}	_
D2_MECC3	F7	I/O	GV _{DD}	_
D2_MECC4	F10	I/O	GV _{DD}	_
D2_MECC5	D8	I/O	GV _{DD}	_
D2_MECC6	E7	I/O	GV _{DD}	_
D2_MECC7	D7	I/O	GV _{DD}	_
D2_MODT0	C1	0	GV _{DD}	_
D2_MODT1	A3	0	GV _{DD}	_
D2_MODT2	H3	0	GV _{DD}	_
D2_MODT3	E1	0	GV _{DD}	_
D2_MAPAR_OUT	F1	0	GV _{DD}	_
D2_MAPAR_ERR	G1	I	GV _{DD}	_
D2_MRAS	G4	0	GV _{DD}	_
D2_MWE	E2	0	GV _{DD}	_
	DMA			
DMA_DACK0	AF23	0	OV _{DD}	2
DMA_DACK1/MSRCID1	AD27	0	OV _{DD}	11
DMA_DACK2/SD_CMD	AD24	0	OV _{DD}	
DMA_DDONE0	AD25	0	OV _{DD}	2

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
DMA_DDONE1/MSRCID2	AE24	0	OV _{DD}	2
DMA_DDONE2/SD_WP	AF25	0	OV _{DD}	_
DMA_DREQ0	AG23	I	OV _{DD}	_
DMA_DREQ1/MSRCID0	AE25	I	OV _{DD}	_
DMA_DREQ2/SD_DAT0	AD26	I	OV _{DD}	_
	DUART			
UART_SOUT0/DMA_DREQ3/SD_DAT1	AG28	0	OV _{DD}	2
UART_SIN0/DMA_DACK3/SD_DAT2	AF27	I	OV _{DD}	_
UART_CTS0/DMA_DDONE3/SD_DAT3	AG27	I	OV _{DD}	
UART_RTS0	AH28	0	OV _{DD}	_
E	nhanced Local Bus Controller In	nterface		
LA16	AD15	0	BV _{DD}	2
LA17	AD16	0	BV _{DD}	2
LA18	AE14	0	BV _{DD}	2
LA19	AD17	0	BV _{DD}	2
LA20	AE16	0	BV _{DD}	2
LA21	AD18	0	BV _{DD}	2
LA22	AE17	0	BV _{DD}	11
LA23	AD19	0	BV _{DD}	2
LA24	AE18	0	BV _{DD}	18
LA25	AC20	0	BV _{DD}	18
LA26	AE19	0	BV _{DD}	18
LA27	AE22	0	BV _{DD}	18
LAD0	AG14	I/O	BV _{DD}	23
LAD1	AF14	I/O	BV _{DD}	23
LAD2	AG16	I/O	BV _{DD}	23
LAD3	AH17	I/O	BV _{DD}	23
LAD4	AH18	I/O	BV _{DD}	23
LAD5	AH19	I/O	BV _{DD}	23
LAD6	AG18	I/O	BV _{DD}	23
LAD7	AF20	I/O	BV _{DD}	23
LAD8	AG20	I/O	BV _{DD}	23
LAD9	AH21	I/O	BV _{DD}	23
LAD10	AH22	I/O	BV _{DD}	23
LAD11	AG22	I/O	BV _{DD}	23



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
LAD12	AE21	I/O	BV _{DD}	23
LAD13	AE20	I/O	BV _{DD}	23
LAD14	AF22	I/O	BV _{DD}	23
LAD15	AD21	I/O	BV _{DD}	23
LALE	AH20	0	BV _{DD}	20
LBCTL	AE15	0	BV _{DD}	20
LCLK0	AF18	0	BV _{DD}	11
LCLK1	AF16	0	BV _{DD}	11
LCS0	AC18	0	BV _{DD}	2
LCS1	AC16	0	BV _{DD}	2
LCS2	AB16	0	BV _{DD}	2
LCS3	AC14	0	BV _{DD}	21
LCS4/IRQ8	AD14	I/O	BV _{DD}	21
LCS5/IRQ9	AE23	I/O	BV _{DD}	21
LCS6/IRQ10	AD22	I/O	BV _{DD}	21
LCS7/IRQ11	AC22	I/O	BV _{DD}	21
LDP0	AB14	I/O	BV _{DD}	_
LDP1	AA15	I/O	BV _{DD}	_
LGPL0/LFCLE	AA19	0	BV _{DD}	2
LGPL1/LFALE	AA17	0	BV _{DD}	2
LGPL2/LOE/LFRE	AD20	0	BV _{DD}	20
LGPL3/LFWP	AA20	0	BV _{DD}	2
LGPL4/LUPWAIT/LBPBSE/LFRB	AA18	I/O	BV _{DD}	29
LGPL5	AA16	0	BV _{DD}	2
LSYNC_IN	AH16	I	BV _{DD}	_
LSYNC_OUT	AH15	0	BV _{DD}	_
LWE0/LBS0LFWE	AB20	0	BV _{DD}	11
LWE1/LBS1	AB18	0	BV _{DD}	24
	I ² C	1		I
IIC1_SDA	AH26	I/O	OV _{DD}	5, 28
IIC1_SCL	AG26	I/O	OV _{DD}	5, 28
IIC2_SDA/SD_CLK	AG25	I/O	OV _{DD}	3
IIC2_SCL/ SD_CD	AF26	I/O	OV _{DD}	3
	JTAG			
TCK	N21	I	OV _{DD}	

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
TDI	P21	I	OV _{DD}	26
TDO	P23	0	OV _{DD}	25
TMS	N22	I	OV _{DD}	26
TRST	P22	I	OV _{DD}	26
	Programmable Interrupt Contr	oller	,	1
IRQ0	R20	I	OV _{DD}	_
IRQ1	T21	I	OV _{DD}	_
IRQ2	R26	I	OV _{DD}	_
IRQ3	R25	I	OV _{DD}	_
IRQ4/MSRCID3	N20	I	OV _{DD}	_
IRQ5/MSRCID4	R21	I	OV _{DD}	_
IRQ6/MDVAL	R22	I	OV _{DD}	_
ĪRQ_OUT	M20	0	OV _{DD}	5, 6, 11
MCP	M22	I	OV _{DD}	6
ÜDE	M21	I	OV _{DD}	6
	QUICC Engine Block			
QE_PA0	T11	I/O	LV _{DD} 1	_
QE_PA1	U11	I/O	LV _{DD} 1	_
QE_PA2	R11	I/O	LV _{DD} 1	_
QE_PA3	U10	I/O	LV _{DD} 1	_
QE_PA4	R10	I/O	LV _{DD} 1	_
QE_PA5	V11	I/O	OV _{DD}	_
QE_PA6	R9	I/O	LV _{DD} 1	_
QE_PA7	U9	I/O	LV _{DD} 1	_
QE_PA8	Т8	I/O	LV _{DD} 1	_
QE_PA9	U8	I/O	LV _{DD} 1	_
QE_PA10	V10	I/O	OV _{DD}	_
QE_PA11	V9	I/O	OV _{DD}	_
QE_PA12	R8	I/O	LV _{DD} 1	_
QE_PA13	V8	I/O	OV _{DD}	_
QE_PA14	P7	I/O	LV _{DD} 2	_
QE_PA15	L6	I/O	LV _{DD} 2	_
QE_PA16	M6	I/O	LV _{DD} 2	_
QE_PA17	N6	I/O	LV _{DD} 2	_
QE_PA18	L5	I/O	LV _{DD} 2	_



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
QE_PA19	P1	I/O	OV _{DD}	_
QE_PA20	M5	I/O	LV _{DD} 2	_
QE_PA21	N5	I/O	LV _{DD} 2	_
QE_PA22	L4	I/O	LV _{DD} 2	_
QE_PA23	M4	I/O	LV _{DD} 2	
QE_PA24	N1	I/O	OV _{DD}	_
QE_PA25	R1	I/O	OV _{DD}	_
QE_PA26	N4	I/O	LV _{DD} 2	_
QE_PA27	T1	I/O	OV_DD	
QE_PA28	N2	I/O	OV_{DD}	_
QE_PA29	P6	I/O	LV _{DD} 1	
QE_PA30	U6	I/O	LV _{DD} 1	
QE_PA31	T5	I/O	LV _{DD} 1	
QE_PB0	R5	I/O	LV _{DD} 1	_
QE_PB1	P5	I/O	LV _{DD} 1	_
QE_PB2	V6	I/O	OV_DD	
QE_PB3	Т3	I/O	LV _{DD} 1	_
QE_PB4	U3	I/O	LV _{DD} 1	_
QE_PB5	U4	I/O	LV _{DD} 1	
QE_PB6	U5	I/O	LV _{DD} 1	_
QE_PB7	V3	I/O	OV_DD	11
QE_PB8	V4	I/O	OV_DD	
QE_PB9	P4	I/O	LV _{DD} 1	_
QE_PB10	V5	I/O	OV_DD	_
QE_PB11	W11	I/O	OV_DD	_
QE_PB12	L11	I/O	LV _{DD} 2	_
QE_PB13	M11	I/O	LV _{DD} 2	_
QE_PB14	N11	I/O	LV _{DD} 2	_
QE_PB15	P11	I/O	LV _{DD} 2	_
QE_PB16	P10	I/O	LV _{DD} 2	_
QE_PB17	P2	I/O	OV_DD	_
QE_PB18	L10	I/O	LV _{DD} 2	_
QE_PB19	M9	I/O	LV _{DD} 2	_
QE_PB20	N9	I/O	LV _{DD} 2	_
QE_PB21	P9	I/O	LV _{DD} 2	_

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
QE_PB22	T2	I/O	OV_{DD}	_
QE_PB23	R2	I/O	OV_{DD}	_
QE_PB24	P8	I/O	LV _{DD} 2	_
QE_PB25	U2	I/O	OV_{DD}	_
QE_PB26	AG13	I/O	OV_{DD}	11
QE_PB27	AH14	I/O	OV _{DD}	22
QE_PB28	AC8	I/O	OV _{DD}	22
QE_PB29	AD8	I/O	OV _{DD}	_
QE_PB30	AD9	I/O	OV _{DD}	_
QE_PB31	AD10	I/O	OV _{DD}	11
QE_PC0	W3	I/O	OV_{DD}	_
QE_PC1	W4	I/O	OV_{DD}	_
QE_PC2	N3	I/O	LV _{DD} 2	_
QE_PC3	L3	I/O	LV _{DD} 2	_
QE_PC4	Y7	I/O	OV_{DD}	22
QE_PC5	W2	I/O	OV _{DD}	_
QE_PC6	W5	I/O	OV_{DD}	_
QE_PC7	W7	I/O	OV_{DD}	_
QE_PC8	T7	I/O	LV _{DD} 1	_
QE_PC9	R3	I/O	LV _{DD} 1	_
QE_PC10	AB2	I/O	OV _{DD}	_
QE_PC11	R7	I/O	LV _{DD} 1	_
QE_PC12	AA6	I/O	OV_{DD}	_
QE_PC13	AA3	I/O	OV_{DD}	_
QE_PC14	AA5	I/O	OV _{DD}	_
QE_PC15	AA4	I/O	OV_{DD}	_
QE_PC16	L7	I/O	LV _{DD} 2	_
QE_PC17	M8	I/O	LV _{DD} 2	_
QE_PC18	AB3	I/O	OV_{DD}	_
QE_PC19	Y5	I/O	OV _{DD}	_
QE_PC20	U7	I/O	LV _{DD} 1	_
QE_PC21	AB1	I/O	OV _{DD}	_
QE_PC22	Y3	I/O	OV_{DD}	_
QE_PC23	Y4	I/O	OV _{DD}	_
QE_PC24	N8	I/O	LV _{DD} 2	_



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
QE_PC25	P3	I/O	LV _{DD} 1	_
QE_PC26	W8	I/O	OV_DD	
QE_PC27	W9	I/O	OV_DD	
QE_PC28	AF13	I/O	OV_DD	
QE_PC29	V7	I/O	OV_DD	
QE_PC30	AA14	I/O	OV_DD	
QE_PC31	AA13	I/O	OV_{DD}	
QE_PD0	AH6	I/O	OV_DD	11
QE_PD1	AF6	I/O	OV_DD	
QE_PD2	AG6	I/O	OV_DD	
QE_PD3	AF5	I/O	OV_DD	_
QE_PD4	AE4	I/O	OV_DD	22
QE_PD5	AD4	I/O	OV_DD	_
QE_PD6	AB6	I/O	OV_DD	_
QE_PD7	AD7	I/O	OV_DD	_
QE_PD8	AC6	I/O	OV_DD	_
QE_PD9	AD6	I/O	OV_DD	_
QE_PD10	AB5	I/O	OV_DD	_
QE_PD11	AC4	I/O	OV_DD	_
QE_PD12	AE5	I/O	OV_DD	_
QE_PD13	AE6	I/O	OV_DD	_
QE_PD14	AC7	I/O	OV_DD	
QE_PD15	AB7	I/O	OV_DD	_
QE_PD16	AB8	I/O	OV_DD	_
QE_PD17	AA9	I/O	OV_DD	_
QE_PD18	Y8	I/O	OV_DD	_
QE_PD19	AA8	I/O	OV_DD	_
QE_PD20	AA12	I/O	OV_DD	_
QE_PD21	Y11	I/O	OV_DD	_
QE_PD22	AA11	I/O	OV_DD	_
QE_PD23	AB11	I/O	OV_DD	_
QE_PD24	AA7	I/O	OV_DD	_
QE_PD25	AB10	I/O	OV_DD	_
QE_PD26	Y9	I/O	OV_DD	_
QE_PD27	AA10	I/O	OV_DD	_

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
QE_PD28	AF1	I/O	OV_{DD}	_
QE_PD29	AG1	I/O	OV_{DD}	_
QE_PD30	AG2	I/O	OV _{DD}	
QE_PD31	AH1	I/O	OV _{DD}	
QE_PE0	AH2	I/O	OV _{DD}	
QE_PE1	AH3	I/O	OV _{DD}	
QE_PE2	AF4	I/O	OV _{DD}	
QE_PE3	AG4	I/O	OV _{DD}	
QE_PE4	AF3	I/O	OV _{DD}	
QE_PE5	AE3	I/O	OV _{DD}	
QE_PE6	AG3	I/O	OV_{DD}	_
QE_PE7	AH5	I/O	OV _{DD}	_
QE_PE8	AH4	I/O	OV _{DD}	_
QE_PE9	AG5	I/O	OV _{DD}	_
QE_PE10	AA1	I/O	OV _{DD}	_
QE_PE11	Y1	I/O	OV _{DD}	_
QE_PE12	AC1	I/O	OV _{DD}	_
QE_PE13	AC2	I/O	OV _{DD}	_
QE_PE14	V1	I/O	OV _{DD}	
QE_PE15	AB4	I/O	OV _{DD}	
QE_PE16	W1	I/O	OV _{DD}	
QE_PE17	V2	I/O	OV_DD	_
QE_PE18	AC3	I/O	OV _{DD}	_
QE_PE19	AD2	I/O	OV_DD	_
QE_PE20	AD3	I/O	OV_{DD}	_
QE_PE21	AD1	I/O	OV_DD	_
QE_PE22	U1	I/O	OV _{DD}	_
QE_PE23	AE1	I/O	OV _{DD}	_
QE_PE24	AC12	I/O	OV _{DD}	11
QE_PE25	AB12	I/O	OV _{DD}	2
QE_PE26	AB13	I/O	OV_{DD}	11
QE_PE27	AH11	I/O	OV _{DD}	19
QE_PE28	AG10	I/O	OV _{DD}	19



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
QE_PE29	AH10	I/O	OV_DD	19
QE_PE30	AG11	I/O	OV_DD	_
QE_PE31	AE7	I/O	OV_DD	_
QE_PF0	AF8	I/O	OV_DD	_
QE_PF1	AG8	I/O	OV_DD	_
QE_PF2	AE8	I/O	OV_DD	_
QE_PF3	AE13	I/O	OV_DD	_
QE_PF4	AC13	I/O	OV_{DD}	_
QE_PF5	AD13	I/O	OV_{DD}	_
QE_PF6	AF12	I/O	OV_DD	_
QE_PF7	AE12	I/O	OV_{DD}	_
QE_PF8	AG12	I/O	OV_{DD}	_
QE_PF9	AD12	I/O	OV_DD	2
QE_PF10	AC10	I/O	OV_{DD}	2
QE_PF11	AC11	I/O	OV_DD	2
QE_PF12	AD11	I/O	OV_{DD}	_
QE_PF13	AH12	I/O	OV_DD	11
QE_PF14	AH13	I/O	OV_{DD}	2
QE_PF15	AE10	I/O	OV_DD	_
QE_PF16	AE9	I/O	OV_DD	_
QE_PF17	AF9	I/O	OV_{DD}	_
QE_PF18	AF10	I/O	OV_DD	_
QE_PF19	AH8	I/O	OV_DD	_
QE_PF20	AH7	I/O	OV_{DD}	_
QE_PF21	AG9	I/O	OV _{DD}	_
QE_PF22	AH9	I/O	OV _{DD}	_
	SerDes	<u>L</u>		
SD_IMP_CAL_RX	W22	I	_	7
SD_IMP_CAL_TX	AA25	I	_	17
SD_PLL_TPA	AA26	0	AV _{DD} _SRDS	8
SD_PLL_TPD	W21	0	XV_{DD}	8
SD_REF_CLK	W26	I	ScoreVDD	_
SD_REF_CLK	W25	I	ScoreVDD	_

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
SD_RX0	T28	I	ScoreVDD	30
SD_RX0	T27	I	ScoreVDD	30
SD_RX1	V28	I	ScoreVDD	30
SD_RX1	V27	I	ScoreVDD	30
SD_RX2	Y28	I	ScoreVDD	30
SD_RX2	Y27	I	ScoreVDD	30
SD_RX3	AB28	I	ScoreVDD	30
SD_RX3	AB27	I	ScoreVDD	30
SD_TX0	T23	0	XV_{DD}	31
SD_TX0	T24	0	XV_{DD}	31
SD_TX1	V23	0	XV_{DD}	31
SD_TX1	V24	0	XV_{DD}	31
SD_TX2	Y23	0	XV_{DD}	31
SD_TX2	Y24	0	XV_{DD}	31
SD_TX3	AB23	0	XV_{DD}	31
SD_TX3	AB24	0	XV_{DD}	31
SD_TX_CLK	AA21	0	XV_{DD}	8
SD_TX_CLK	AA22	0	XV_{DD}	8
	System Control			
CKSTP_IN	AE28	I	OV_{DD}	4
CKSTP_OUT	AF28	0	OV_{DD}	5, 6, 11
HRESET	AD23	I	OV_{DD}	4
HRESET_REQ	AC26	0	OV_{DD}	11
SRESET	AC25	I	OV_{DD}	4
	Debug	1		
TRIG_OUT/READY/QUIESCE	P24	0	OV_{DD}	11
CLK_OUT	M24	0	OV_{DD}	_
TRIG_IN	N25	I	OV_{DD}	_
	Voltage Control	1	1	
LVDD_VSEL0	AD28	I	OV_{DD}	15
LVDD_VSEL1	P26	I	OV_{DD}	16
BVDD_VSEL0	N26	I	OV_{DD}	14
BVDD_VSEL1	P20	I	OV_{DD}	14
	Design for Test			•
LSSD_MODE	AH27	I	OV _{DD}	10



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
	Power Management			
ASLEEP	M23	0	OV_{DD}	11
	Thermal Management			
THERM0	U21	_	Internal temperature diode cathode	32
THERM1	U20	_	Internal temperature diode anode	32
Reserved	T22	_	_	9
	Analog	•		
D1_MVREF	N27	Reference voltage for	MV _{REF}	_
D2_MVREF	J1	DDR		_
	Power and Ground	'		
V _{DD}	L13	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	L17	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	L19	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	M12	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	M14	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	M16	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	M18	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	N13	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	N15	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	N17	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	N19	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	P12	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	P16	1.0-V/1.1-V core power supply	V _{DD}	_



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
V_{DD}	P18	1.0-V/1.1-V core power supply	V _{DD}	_
V_{DD}	R13	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	R15	1.0-V/1.1-V core power supply	V _{DD}	_
V_{DD}	R17	1.0-V/1.1-V core power supply	V _{DD}	_
V_{DD}	R19	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	T12	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	T14	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	T16	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	T18	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	U13	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	U15	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	U17	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	U19	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	V12	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	V14	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	V16	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	V18	1.0-V/1.1-V core power supply	V _{DD}	_
V_{DD}	W13	1.0-V/1.1-V core power supply	V _{DD}	_
V _{DD}	W15	1.0-V/1.1-V core power supply	V _{DD}	_
V_{DD}	W17	1.0-V/1.1-V core power supply	V _{DD}	_
V_{DD}	W19	1.0-V/1.1-V core power supply	V _{DD}	_



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
V _{DD}	Y12	1.0-V/1.1-V core power supply	V _{DD}	_
V_{DD}	Y14	1.0-V/1.1-V core power supply	V _{DD}	_
V_{DD}	Y18	1.0-V/1.1-V core power supply	V _{DD}	_
BV _{DD}	AC15	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV _{DD}	_
BV _{DD}	AC17	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV _{DD}	_
BV _{DD}	AC19	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV _{DD}	_
BV _{DD}	AC21	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV _{DD}	_
BV _{DD}	AF15	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV _{DD}	_
BV _{DD}	AF17	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV _{DD}	_
BV _{DD}	AF19	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV _{DD}	_
BV _{DD}	AF21	3.3-/2.5-/1.8-V enhanced local bus controller (eLBC) power supply	BV _{DD}	_
GV _{DD}	B12	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	B16	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	B19	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	B2	1.8-/1.5-V DDR power supply	GV _{DD}	_

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
GV _{DD}	B22	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	B26	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	B5	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	B8	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	C3	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	D1	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	D10	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	D15	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	D18	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	D24	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	D27	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	D4	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	E12	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	F16	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	F19	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	F2	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	F22	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	F26	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	F5	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	F8	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	H10	1.8-/1.5-V DDR power supply	GV _{DD}	_



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
GV _{DD}	H13	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	H16	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	H2	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	H20	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	H24	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	H27	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	H5	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	J19	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	J3	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	K10	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	K11	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	K18	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	K22	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	K26	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	К3	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	K4	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	K6	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	К9	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	L15	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	L21	1.8-/1.5-V DDR power supply	GV _{DD}	_
GV _{DD}	L23	1.8-/1.5-V DDR power supply	GV _{DD}	_

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
LV _{DD} 1	R4	3.3-/2.5-V Ethernet power supply	LV _{DD} 1	_
LV _{DD} 1	R6	3.3-/2.5-V Ethernet power supply	LV _{DD} 1	_
LV _{DD} 1	T10	3.3-/2.5-V Ethernet power supply	LV _{DD} 1	_
LV _{DD} 2	M10	3.3-/2.5-V Ethernet power supply	LV _{DD} 2	_
LV _{DD} 2	M3	3.3-/2.5-V Ethernet power supply	LV _{DD} 2	_
LV _{DD} 2	M7	3.3-/2.5-V Ethernet power supply	LV _{DD} 2	_
OV _{DD}	AB9	3.3-V power supply	OV _{DD}	_
OV _{DD}	AC5	3.3-V power supply	OV _{DD}	_
OV_DD	AE11	3.3-V power supply	OV _{DD}	_
OV_DD	AE2	3.3-V power supply	OV _{DD}	_
OV_DD	AE27	3.3-V power supply	OV_{DD}	_
OV _{DD}	AF24	3.3-V power supply	OV_{DD}	_
OV_DD	AF7	3.3-V power supply	OV_{DD}	_
OV _{DD}	M26	3.3-V power supply	OV_{DD}	_
OV _{DD}	N23	3.3-V power supply	OV_{DD}	_
OV _{DD}	W10	3.3-V power supply	OV_{DD}	_
OV _{DD}	W6	3.3-V power supply	OV_{DD}	_
OV _{DD}	Y2	3.3-V power supply	OV_{DD}	_
ScoreVDD	AA28	1.0-V/1.1-V SerDes power supply	ScoreVDD	_
ScoreVDD	AC27	1.0-V/1.1-V SerDes power supply	ScoreVDD	_
ScoreVDD	R27	1.0-V/1.1-V SerDes power supply	ScoreVDD	_
ScoreVDD	T25	1.0-V/1.1-V SerDes power supply	ScoreVDD	_
ScoreVDD	U28	1.0-V/1.1-V SerDes power supply	ScoreVDD	_
ScoreVDD	V26	1.0-V/1.1-V SerDes power supply	ScoreVDD	_
ScoreVDD	W27	1.0-V/1.1-V SerDes power supply	ScoreVDD	_
ScoreVDD	Y25	1.0-V/1.1-V SerDes power supply	ScoreVDD	_



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
SENSEVDD	P14	Core supply sense	V_{DD}	13
XV _{DD}	AA23	1.0-V/1.1-V SerDes I/O power supply	XV _{DD}	_
XV _{DD}	AB21	1.0-V/1.1-V SerDes I/O power supply	XV _{DD}	_
XV _{DD}	AC24	1.0-V/1.1-V SerDes I/O power supply	XV _{DD}	_
XV _{DD}	R23	1.0-V/1.1-V SerDes I/O power supply	XV _{DD}	_
XV _{DD}	U23	1.0-V/1.1-V SerDes I/O power supply	XV _{DD}	_
XV _{DD}	V21	1.0-V/1.1-V SerDes I/O power supply	XV _{DD}	_
XV _{DD}	W24	1.0-V/1.1-V SerDes I/O power supply	XV _{DD}	_
XV _{DD}	Y22	1.0-V/1.1-V SerDes I/O power supply	XV _{DD}	_
AV _{DD} _CORE	L1	1.0-V/1.1-V AV _{DD} supply for the core PLL	_	12
AV _{DD} DDR	M28	1.0-V/1.1-V AV _{DD} supply for the DDR PLL	_	12
AV _{DD} _LBIU	AH24	1.0-V/1.1-V AV _{DD} supply for the eLBC PLL	_	12
AV _{DD} _PLAT	N28	1.0-V/1.1-V AV _{DD} supply for the platform PLL	_	12
AV _{DD} QE	K1	1.0-V/1.1-V AV _{DD} supply for the QUICC Engine block PLL	_	12
AV _{DD} _SRDS	U26	1.0-V/1.1-V AV _{DD} supply for the SerDes PLL	_	12
GND	AA2	_	_	_
GND	AB15	_	_	_
GND	AB17	_	_	_
GND	AB19	_	_	_
GND	AC9	_	_	_
GND	AD5	_	_	_
GND	AE26	_	_	_

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
GND	AF11	_	_	_
GND	AF2	_	_	_
GND	AG15	_	_	_
GND	AG17	_	_	_
GND	AG19	_	_	_
GND	AG21	_	_	_
GND	AG24	_	_	_
GND	AG7	_	_	_
GND	AH23	_	_	_
GND	AH25	_	_	_
GND	B13	_	_	_
GND	B17	_	_	_
GND	B20	_	_	_
GND	B23	_	_	_
GND	B27	_	_	_
GND	B3	_	_	_
GND	B6	_	_	_
GND	B9	_	_	_
GND	C4	_	_	_
GND	D11	_	_	_
GND	D16	_	_	_
GND	D19	_	_	_
GND	D2	_	_	_
GND	D25	_	_	_
GND	D28	_	_	_
GND	D5	_	_	_
GND	E13	_	_	_
GND	F17	_	_	_
GND	F20	_	_	_
GND	F23	_	_	_
GND	F27	_	_	_
GND	F3	_	_	_
GND	F6	_	_	_
GND	F9	_	_	_
GND	H1	_	_	_



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
GND	H11	_	_	
GND	H14	_	_	
GND	H17	_	_	
GND	H21	_	_	
GND	H25	_	_	
GND	H28	_	_	
GND	H6	_	_	
GND	K12	_	_	_
GND	K15	_	_	_
GND	K19	_	_	_
GND	K2	_	_	_
GND	K21	_	_	_
GND	K27	_	_	_
GND	K5	_	_	_
GND	K7	_	_	_
GND	L12	_	_	_
GND	L14	_	_	_
GND	L16	_	_	_
GND	L18	_	_	_
GND	L20	_	_	_
GND	L22	_	_	_
GND	L24	_	_	_
GND	L28	_	_	_
GND	L8	_	_	_
GND	L9	_	_	_
GND	M1	_	_	_
GND	M13	_	_	_
GND	M15	_	_	_
GND	M17	_	_	_
GND	M19	_	_	_
GND	M2	_	_	_
GND	M27	_	_	_
GND	N10	_	_	_
GND	N12	_	_	_
GND	N14	_	_	_

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
GND	N16	_	_	
GND	N18	_	_	
GND	N24	_	_	
GND	N7	_	_	
GND	P13	_	_	_
GND	P17	_	_	
GND	P19	_	_	
GND	P27	_	_	_
GND	P28	_	_	_
GND	R12	_	_	_
GND	R14	_	_	_
GND	R16	_	_	_
GND	R18	_	_	_
GND	T13	_	_	_
GND	T15	_	_	_
GND	T17	_	_	_
GND	T19	_	_	_
GND	T4	_	_	_
GND	Т6	_	_	_
GND	Т9	_	_	_
GND	U12	_	_	_
GND	U14	_	_	_
GND	U16	_	_	_
GND	U18	_	_	_
GND	U22	_	_	_
GND	V13	_	_	_
GND	V15	_	_	_
GND	V17	_	_	_
GND	V19	_	_	_
GND	W12	_	_	_
GND	W14	_	_	_
GND	W16	_	_	_
GND	W18	_	_	_
GND	Y6	_	_	_
GND	Y10	_	_	_



Table 1. MPC8569E Pinout Listing (continued)

Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
GND	Y13	_	_	_
GND	Y15	_	_	_
GND	Y16	_	_	_
GND	Y17	_	_	_
GND	Y19	_	_	
GND	V20	_	_	_
GND	T20	_	_	_
GND	W20	_	_	_
GND	Y20	_	_	_
SENSEVSS	P15	Ground sense	_	13
SCOREGND	AA27	SerDes Core Logic GND	_	_
SCOREGND	AB26	SerDes Core Logic GND	_	
SCOREGND	AC28	SerDes Core Logic GND	_	_
SCOREGND	R28	SerDes Core Logic GND	_	_
SCOREGND	T26	SerDes Core Logic GND	_	_
SCOREGND	U27	SerDes Core Logic GND	_	_
SCOREGND	V25	SerDes Core Logic GND	_	_
SCOREGND	W28	SerDes Core Logic GND	_	_
SCOREGND	Y26	SerDes Core Logic GND	_	_
XGND	AA24	SerDes Transceiver Pad GND	_	_
XGND	AB22	SerDes Transceiver Pad GND	_	_
XGND	AB25	SerDes Transceiver Pad GND	_	_
XGND	AC23	SerDes Transceiver Pad GND	_	_
XGND	R24	SerDes Transceiver Pad GND	_	_



Signal ¹	Package Pin Number	Pin Type	Power Supply	Note
XGND	U24	SerDes Transceiver Pad GND	_	_
XGND	V22	SerDes Transceiver Pad GND	_	_
XGND	W23	SerDes Transceiver Pad GND	_	_
XGND	Y21	SerDes Transceiver Pad GND	_	_
AGND_SRDS	U25	SerDes PLL GND	_	1

Notes:

- 1. All multiplexed signals are listed only once and do not reoccur.
- 2. This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state. This pull-up is designed such that it can be overpowered by an external 4.7-kΩ pull-down resistor. However, if the signal is intended to be high after reset, and if there is any device on the net which might pull down the value of the net at reset, then a pull-up or active driver is needed.
- 3. When configured as I2C, this pin is an open drain signal and recommend a pull-up resistor (1 $k\Omega$) be placed on this pin to OV_{DD}. When configured as SD, this pin is not open drain and does not require a pull-up.
- 4. This pin has a weak internal pull-up resistor (\sim 20 k Ω).
- 5. This pin is an open drain signal.
- 6. Recommend a weak pull-up resistor (2–10 k Ω) be placed on this pin to OV_{DD}.
- 7. This pin requires a 200- Ω pull-down to ground.
- 8. Do not connect.
- 9. Recommend a weak pull-down resistor (2–10 k Ω) be placed on this pin to GND.
- 10. These are test signals for factory use only and must be pulled up (100 Ω –1 k Ω) to OV_{DD} for normal machine operation.
- 11. These pins must not be pulled down during power-on reset.
- 12. See AN4232 MPC8569E PowerQUICC III Design Checklist for the required PLL filters to be attached to the AV_{DD} pin.
- 13. These pins are connected to the V_{DD}/GND planes internally and may be used by the core power supply to improve tracking and regulation.
- 14. This pin selects the voltage of eLBC interface (BVDD). This pin has internal weak pull down.
- 15. This pin selects the voltage of UCC1 and UCC3 interfaces (LV_{DD}1). This pin has internal weak pull down.
- 16. This pin selects the voltage of UCC2 and UCC4 interfaces (LV_{DD}2). This pin has internal weak pull down.
- 17. This pin requires a $100-\Omega$ pull down to ground.
- 18. The value of LA[24:27] during reset sets the CCB clock to SYSCLK PLL ratio. These pins require 4.7-kΩ pull-up or pull-down resistors. See *AN4232 MPC8569E PowerQUICC III Design Checklist* for more details.
- 19. The value of QE_PE[27:29] during reset sets the DDR clock PLL settings. These pins require 4.7-kΩ pull up or pull down resistors. See *AN4232 MPC8569E PowerQUICC III Design Checklist* for more details.
- 20. The value of LALE, LGPL2/LOE/LFRE and LBCTL at reset set the e500 core clock to CCB Clock PLL ratio. These pins require 4.7-kΩ pull-up or pull-down resistors. See the *AN4232 MPC8569E PowerQUICC III Design Checklist* for more details.
- 21. The value of $\overline{\text{LCS}}$ [3:7] at reset sets the QE PLL settings. These pins require 4.7-kΩ pull up or pull down resistors. See *AN4232 MPC8569E PowerQUICC III Design Checklist* for more details.
- 22. The value of QE_PB[27:28], QE_PC4 and QE_PD4 at reset sets the Boot ROM location. These pins require 4.7-kΩ pull up or pull down resistors. See the MPC8569E PowerQUICC III Integrated Host Processor Family Reference Manual for details
- 23. These pins are sampled at reset for general-purpose configuration use by software. The value of LAD[0:15] at reset sets the upper 16 bits of the GPPORCR
- 24. These pins must not be pulled up during power-on reset.
- 25. This output is actively driven during reset rather than being three-stated during reset.

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Overall DC Electrical Characteristics

Table 1. MPC8569E Pinout Listing (continued)

|--|

- 26. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
- 27. When operating in DDR2 mode, connect Dn_MDIC[0] to ground through an $18.2-\Omega$ (full-strength mode) or $36.4-\Omega$ (half-strength mode) precision 1% resistor and connect Dn_MDIC[1] to GV_{DD} through an $18.2-\Omega$ (full-strength mode) or $36.4-\Omega$ (half-strength mode) precision 1% resistor. When operating in DDR3 mode, connect Dn_MDIC[0] to ground through a $20-\Omega$ (full-strength mode) or $40.2-\Omega$ (half-strength mode) precision 1% resistor and connect Dn_MDIC[1] to GV_{DD} through a $20-\Omega$ (full-strength mode) or $40.2-\Omega$ (half-strength mode) precision 1% resistor. These pins are used for automatic calibration of the DDR IOs.
- 28. Recommend a pull-up resistor (1 k Ω) to be placed on this pin to OV_{DD}.
- 29. For systems which boot from local bus (GPCM)-controlled NOR flash or (FCM)-controlled NAND flash, a pull up on LGPL4 is required.
- 30. If unused, these pins must be connected to GND.
- 31. If unused, these pins must be left unconnected.
- 32. These pins may be connected to a temperature diode monitoring device such as the On Semiconductor, NCT1008™. If a temperature diode monitoring device is not connected, these pins may be connected to test point or left as a no connect.

2 Electrical Characteristics

This section provides the AC and DC electrical specifications for the MPC8569E. This device is currently targeted to these specifications, some of which are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

2.1 Overall DC Electrical Characteristics

This section covers the DC ratings, conditions, and other characteristics.

2.1.1 Absolute Maximum Ratings

The following table provides the absolute maximum ratings.

Table 2. Absolute Maximum Ratings¹

Characteristic	Symbol	Range	Unit	Notes
Core supply voltage	V _{DD}	-0.3 to 1.21	V	_
PLL supply voltage	$\begin{array}{c} {\sf AV_{DD_CORE}} \\ {\sf AV_{DD_DDR}}, \\ {\sf AV_{DD_LBIU}}, \\ {\sf AV_{DD_PLAT}}, \\ {\sf AV_{DD_QE}}, \\ {\sf AV_{DD_SRDS}} \end{array}$	-0.3 to 1.21	V	_
Core power supply for SerDes transceiver	ScoreVDD	-0.3 to 1.21	V	_
Pad power supply for SerDes transceiver	XV_{DD}	-0.3 to 1.21	V	_
DDR2 and DDR3 DRAM I/O voltage	GV _{DD}	-0.3 to 1.98 -0.3 to 1.65	V	2
QUICC Engine block Ethernet interface I/O voltage	LV _{DD} 1	-0.3 to 3.63 -0.3 to 2.75	V	_



Table 2. Absolute Maximum Ratings¹ (continued)

С	haracteristic	Symbol	Range	Unit	Notes
QUICC Engine block Eth	ernet interface I/O voltage	LV _{DD} 2	-0.3 to 3.63 -0.3 to 2.75	٧	_
	IC, I ² C, JTAG, power management, BDHC, GPIO, clocking, SPI, I/O m control I/O voltage	OV_DD	-0.3 to 3.63	V	_
Enhanced local bus I/O	/oltage	BV _{DD}	-0.3 to 3.63 -0.3 to 2.75 -0.3 to 1.98	-0.3 to 2.75	
Input voltage	DDR2/DDR3 DRAM signals	MV_{IN}	-0.3 to (GV _{DD} + 0.3)	V	2, 3
	DDR2/DDR3 DRAM reference	MV_REF	-0.3 to (GV _{DD} + 0.3)	V	_
	Ethernet signals	LV _{IN}	-0.3 to (LV _{DD} $n + 0.3$)	V	3
	Enhanced local bus signals	BV _{IN}	-0.3 to (BV _{DD} + 0.3)	_	3
	Debug, DMA, DUART, PIC, I ² C, JTAG, power management, QUICC Engine block, eSDHC, GPIO, clocking, SPI, I/O voltage select and system control I/O voltage	OV _{IN}	-0.3 to (OV _{DD} + 0.3)	V	3
	SerDes signals	XV_{IN}	-0.3 to (XV _{DD} + 0.3)	V	_
Storage junction tempera	ature range	T _{STG}	-55 to 150	°C	_

Notes:

- 1. Functional and tested operating conditions are given in Table 3. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- 2. The -0.3 to 1.98 V range is for DDR2, and the -0.3 to 1.65 V range is for DDR3.
- 3. **Caution:** $(B,M,L,O,X)V_{IN}$ must not exceed $(B,G,L,O,X)V_{DD}$ by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.

2.1.1.1 Recommended Operating Conditions

The following table provides the recommended operating conditions for this device. Proper device operation outside these conditions is not guaranteed.

Table 3. Recommended Operating Conditions

Characteristic	Symbol	Recommended Value	Unit	Notes
Core supply voltage	V _{DD}	1.0 V ± 30 mV 1.1 V ± 33 mV	V	1
PLL supply voltage	$\begin{array}{c} {\rm AV_{DD_}CORE,} \\ {\rm AV_{DD_}DDR,} \\ {\rm AV_{DD_}LBIU,} \\ {\rm AV_{DD_}PLAT,} \\ {\rm AV_{DD_}QE,} \\ {\rm AV_{DD_}SRDS} \end{array}$	1.0 V ± 30 mV 1.1 V ± 33 mV	V	2

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Overall DC Electrical Characteristics

Table 3. Recommended Operating Conditions (continued)


	Characteristic	Symbol	Recommended Value	Unit	Notes
Core power sup	ply for SerDes transceiver	ScoreVDD	1.0 V ± 30 mV 1.1 V ± 33 mV	V	1
Pad power supp	oly for SerDes transceiver	XV_{DD}	1.0 V ± 30 mV 1.1 V ± 33 mV	V	1
DDR2 and DDR3 DRAM I/O voltage		GV _{DD}	1.8 V ± 90 mV 1.5 V ± 75 mV	V	4
QUICC Engine block Ethernet interface I/O voltage		LV _{DD} 1	3.3 V ± 165 mV 2.5 V ± 125 mV	V	_
QUICC Engine	block Ethernet interface I/O voltage	LV _{DD} 2	3.3 V ± 165 mV 2.5 V ± 125 mV	V	_
	UART, PIC, I ² C, JTAG, power management, QUICC SDHC, GPIO, clocking, SPI, I/O voltage select and I/O voltage	OV _{DD}	3.3 V ± 165 mV	V	_
Enhanced local	bus I/O voltage	BV _{DD}	3.3 V ± 165 mV 2.5 V ± 125 mV 1.8 V ± 90 mV	V	_
Input voltage	DDR2 and DDR3 DRAM signals	MV _{IN}	GND to GV _{DD}	V	3
	DDR2 DRAM reference	MV _{REF}	GV _{DD} /2 ± 2%	V	3
	DDR3 DRAM reference	MV _{REF}	GV _{DD} /2 ± 1%	V	3
	Ethernet signals	LV _{IN}	GND to LV _{DD} n	V	3
	Enhanced local bus signals	BV _{IN}	GND to BV _{DD}	V	3
	Debug, DMA, DUART, PIC, I ² C, JTAG, power management, QUICC Engine, eSDHC, GPIO, clocking, SPI, I/O voltage select and system control I/O voltage	OV _{IN}	GND to OV _{DD}	V	3
	SerDes signals	XV _{IN}	GND to XV _{DD}	V	_
Operating Temperature range	Commercial	T _A , T _J	$T_A = 0 \text{ (min) to}$ $T_J = 105 \text{ (max)}$	°C	_

Notes:

- 1. A nominal voltage of 1.1 V is recommended for CPU speeds of 1.33 GHz and QUICC Engine block speeds of 667 MHz.
- 2. This voltage is the input to the filter and not the voltage at the AV_{DD} pin, which may be reduced from V_{DD} by the filter.
- 3. **Caution:** $(B,M,L,O,X)V_{IN}$ must not exceed $(B,G,L,O,X)V_{DD}$ by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 4. The 1.8 V \pm 90 mV range is for DDR2, and the 1.5 V \pm 75 mV range is for DDR3.



The following figure shows the undershoot and overshoot voltages at the interfaces of the MPC8569E.



1. Note that t_{CLOCK} refers to the clock period associated with the respective interface:

For I²C and JTAG, t_{CLOCK} references SYSCLK.

For DDR, t_{CLOCK} references Dn_MCK.

For eLBC, t_{CLOCK} references LCLKn

For eLBC, t_{CLOCK} references LCLKn

For SerDEs XV_{DD}, t_{CLOCK} references SD_REF_CLK.

Figure 7. Overshoot/Undershoot Voltage for BV_{DD}/GV_{DD}/LV_{DD}/OV_{DD}/XV_{DD}

The core voltage must always be provided at nominal 1.0 or 1.1 V. See Table 3 for actual recommended core voltage. Voltage to the processor interface I/Os is provided through separate sets of supply pins and must be provided at the voltages shown in Table 3. The input voltage threshold scales with respect to the associated I/O supply voltage. (B,M,L,O)V_{DD} based receivers are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The DDR2 and DDR3 SDRAM interface uses differential receivers referenced by the externally supplied Dn_MVREF signal (nominally set to $GV_{DD}/2$) as is appropriate for the SSTL_1.8 electrical signaling standard for DDR2 or 1.5-V electrical signaling for DDR3. The DDR DQS receivers cannot be operated in single-ended fashion. The complement signal must be properly driven and cannot be grounded.



Overall DC Electrical Characteristics

2.1.1.2 Output Driver Characteristics

The following table provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Table 4. Output Drive Capability

Driver Type	Programmable Output Impedance (Ω)	Supply Voltage	Notes
Enhanced local bus interface utilities signals	45 45 45	$BV_{DD} = 3.3 V$ $BV_{DD} = 2.5 V$ $BV_{DD} = 1.8 V$	_
DDR2 signal	18 (full strength mode) 35 (half strength mode)	GV _{DD} = 1.8 V	1
DDR3 signal	20 (full strength mode) 40 (half strength mode)	GV _{DD} = 1.5 V	1
DUART, EPIC, I ² C, JTAG, system control	45	OV _{DD} = 3.3 V	_

Note:

2.1.2 Power Sequencing

The MPC8569E requires its power rails to be applied in a specific sequence to ensure proper device operation. These requirements are as follows for power up:

- 1. V_{DD}, AV_{DD}, BV_{DD}, LV_{DD}n, OV_{DD}, ScoreVDD, XV_{DD}
- 2. GV_{DD}

All supplies must be at their stable values within 50 ms.

Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step reach 10% of theirs.

NOTE

While V_{DD} is ramping, current may be supplied from V_{DD} through the MPC8569E to GV_{DD} . Nevertheless, GV_{DD} from an external supply should follow the sequencing described above.

From a system standpoint, if any of the I/O power supplies ramp prior to the V_{DD} core supply, the I/Os associated with that I/O supply may drive a logic one or zero during power up, and extra current may be drawn by the device.

2.1.3 RESET Initialization

This section describes the AC electrical specifications for the RESET timing requirements of the MPC8569E. The following table describes the specifications for the RESET initialization timing.

Table 5. RESET Initialization Timing Specifications

Parameter	Min	Max	Unit	Notes
Required assertion time of HRESET	10	_	SYSCLK	1, 2
Minimum assertion time of TRESET simultaneous to HRESET assertion	25	_	ns	3

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2

^{1.} The drive strength of the DDR2 or DDR3 interface in half-strength mode is at T_J = 105°C and at GV_{DD} (min). Refer to the MPC8569 reference manual for the DDR impedance programming procedure through the DDR control driver register 1 (DDRCDR_1).



Overall DC Electrical Characteristics

Table 5. RESET Initialization Timing Specifications (continued)

Parameter	Min	Max	Unit	Notes
Maximum rise/fall time of HRESET	_	1	SYSCLK	5
Minimum assertion time for SRESET	3	_	SYSCLK	4
PLL input setup time with stable SYSCLK before HRESET negation	2	_	SYSCLK	_
Input setup time for POR configurations (other than PLL configuration) with respect to negation of HRESET	4	_	SYSCLK	4
Input hold time for all POR configurations (including PLL configuration) with respect to negation of HRESET	8	_	SYSCLK	4
Maximum valid-to-high impedance time for actively driven POR configurations with respect to negation of HRESET	_	5	SYSCLK	4

Note:

- 1. There may be some extra current leakage when driving signals high during this time.
- 2. Reset assertion timing requirements for DDR3 DRAMs may differ.
- 3. TRST is an asynchronous level sensitive signal. For guidance on how this requirement can be met, refer to the JTAG signal termination guidelines in AN4232 MPC8569E PowerQUICC III Design Checklist.
- 4. SYSCLK is the primary clock input for the MPC8569E.
- 5. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.

The following table provides the PLL lock times.

Table 6. PLL Lock Times

Parameter	Min	Max	Unit
Core PLL lock time	_	100	μS
Platform PLL lock time	_	100	μS
QUICC Engine block PLL lock time	_	100	μS
DDR PLL lock times	_	100	μS



Power Characteristics

2.1.4 Power-on Ramp Rate

This section describes the AC electrical specifications for the power-on ramp rate requirements. Controlling the maximum Power-On Ramp Rate is required to avoid falsely triggering the ESD circuitry. The following table provides the power supply ramp rate specifications.

Table 7. Power Supply Ramp Rate

Parameter	Min	Max	Unit	Notes
Required ramp rate for all voltage supplies (including OVDD/CVDD/GVDD/BVDD/SVDD/LVDD, All VDD supplies, MVREF and all AVDD supplies.)	I	36000	V/s	1, 2

Note:

- 1. Ramp rate is specified as a linear ramp from 10 to 90%. If non-linear (for example, exponential), the maximum rate of change from 200 to 500 mV is the most critical as this range may falsely trigger the ESD circuitry.
- 2. Over full recommended operating temperature range (see Table 3).

2.2 Power Characteristics

The following table shows the power dissipations of the V_{DD} supply for various operating core complex bus clock (CCB_clk) frequencies versus the core, DDR data rate, and QUICC Engine block frequencies. Note that these numbers are based on design estimates only and are preliminary. More accurate power numbers are available after the measurement on the silicon is complete.

Table 8. MPC8569E Power Dissipation

Power Mode	Core Frequency (MHz)	Platform Frequency (MHz)	DDR Data Rate Frequency (MHz)	QUICC Engine Block Frequency (MHz)	V _{DD} Core (V)	Junction Temperature (°C)	Power ⁵	Notes
Typical	800	400	600	400	1.0	65	3.4 W	1, 2
Thermal						105	4.9 W	1, 3
Maximum							5.4 W	1, 4
Typical	1067	533	667	533	1.0	65	3.9 W	1, 2
Thermal						105	5.4 W	1, 3
Maximum							6.0 W	1, 4



Table 8. MPC8569E Power Dissipation (continued)

Power Mode	Core Frequency (MHz)	Platform Frequency (MHz)	DDR Data Rate Frequency (MHz)	QUICC Engine Block Frequency (MHz)	V _{DD} Core (V)	Junction Temperature (°C)	Power ⁵	Notes
Typical	1333	533	800	667	1.1	65	5.7 W	1, 2
Thermal						105	7.9 W	1, 3
Maximum							8.6 W	1, 4

Note:

- 1. These values do not include power dissipation for I/O supplies.
- 2. Typical power is an average value measured while running the Dhrystone benchmark, using the *nominal* process and *recommended* core voltage (V_{DD}) at 65 °C junction temperature (see Table 3).
- Thermal power is the maximum power measured while running the Dhrystone benchmark, using the worst case process and recommended core voltage (V_{DD}) at maximum operating junction temperature (see Table 3).
- 4. Maximum power is the maximum power measured while running a test which includes an entirely L1-cache-resident, contrived sequence of instructions that keeps the execution unit maximally busy and a typical workload on platform interfaces, using the worst case process and nominal core voltage (V_{DD}) at maximum operating junction temperature (see Table 3).
- 5. This table includes power numbers for the V_{DD}, AV_{DD}_n, and ScoreVDD rails.

2.3 Input Clocks

The following table provides the system clock (SYSCLK) DC specifications.

Table 9. SYSCLK DC Electrical Characteristics

At recommended operating conditions with $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Input high voltage	V _{IH}	2.0	_	_	V	1
Input low voltage	V_{IL}	_	_	0.8	V	1
Input capacitance	C _{IN}	_	10.5	11.5	pf	_
Input current (V _{IN} = 0 V or V _{IN} = V _{DD)}	I _{IN}	_	_	±50	μΑ	2

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. The symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 3.



Input Clocks

The following table provides the system clock (SYSCLK) AC timing specifications.

Table 10. SYSCLK AC Timing Specifications

At recommended operating conditions with $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$

Parameter/Condition	Symbol	Min	Тур	Max	Unit	Notes
SYSCLK frequency	f _{SYSCLK}	66	_	133	MHz	1, 2
SYSCLK cycle time	t _{SYSCLK}	7.5	_	15.15	ns	1, 2
SYSCLK duty cycle	t _{KHK} / tsysclk/ddrclk	40	_	60	%	2
SYSCLK slew rate	_	1	_	4	V/ns	3
SYSCLK peak period jitter	_	_	_	± 150	ps	_
SYSCLK jitter phase noise at -56 dBc	_	_	_	500	KHz	4
AC Input Swing Limits at 3.3 V OV _{DD}	ΔV_{AC}	1.9	_	_	V	_

Notes:

- Caution: The relevant clock ratio settings must be chosen such that the resulting SYSCLK frequency do not exceed their respective maximum or minimum operating frequencies.
- 2. Measured at the rising edge and/or the falling edge at OV_{DD}/2.
- 3. Slew rate as measured from $\pm 0.3~\Delta V_{\mbox{AC}}$ at the center of peak to peak voltage at clock input.
- 4. Phase noise is calculated as FFT of TIE jitter.

2.3.1 Spread Spectrum Sources

Spread spectrum clock sources are an increasingly popular way to control electromagnetic interference emissions (EMI) by spreading the emitted noise to a wider spectrum and reducing the peak noise magnitude in order to meet industry and government requirements. These clock sources intentionally add long-term jitter to diffuse the EMI spectral content. The jitter specification given in below table considers short-term (cycle-to-cycle) jitter only. The clock generator's cycle-to-cycle output jitter should meet the MPC8569E input cycle-to-cycle jitter requirement. Frequency modulation and spread are separate concerns; the MPC8569E is compatible with spread spectrum sources if the recommendations listed in the following table are observed.

Table 11. Spread Spectrum Clock Source Recommendations

At recommended operating conditions with $OV_{DD} = 3.3 \text{ V} \pm 165 \text{ mV}$.

Parameter	Min	Max	Unit	Notes
Frequency modulation	_	60	kHz	_
Frequency spread	_	1.0	%	1, 2

Notes:

- 1. SYSCLK frequencies that result from frequency spreading and the resulting core frequency must meet the minimum and maximum specifications given in Table 10.
- 2. Maximum spread spectrum frequency may not result in exceeding any maximum operating frequency of the device.

CAUTION

The processor's minimum and maximum SYSCLK and core frequencies must not be exceeded regardless of the type of clock source. Therefore, systems in which the processor is operated at its maximum rated e500 core frequency should avoid violating the stated limits by using down-spreading only.

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



2.3.2 Real Time Clock Timing

The real time clock timing (RTC) input is sampled by the core complex bus clock (CCB_clk). The output of the sampling latch is then used as an input to the counters of the PIC and the time base unit of the e500; there is no need for jitter specification. The minimum pulse width of the RTC signal must be greater than 2x the period of the CCB_clk. That is, minimum clock high time is $2 \times t_{CCB_clk}$, and minimum clock low time is $2 \times t_{CCB_clk}$. There is no minimum RTC frequency; RTC may be grounded if not needed.

2.3.3 Gigabit Ethernet Reference Clock Timing

The following table provides the gigabit Ethernet reference clock (TX CLK) AC timing specifications.

Table 12. TX_CLK^{3,4} AC Timing Specifications

At recommended operating conditions with $LV_{DD} = 2.5 \text{ V} \pm 125 \text{ mV} / 3.3 \text{ V} \pm 165 \text{ mV}$.

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
TX_CLK frequency	t _{G125}	_	125	_	MHz	_
TX_CLK cycle time	t _{G125}	_	8	_	ns	_
TX_CLK rise and fall time	^t G125R ^{/t} G125F	_	_	0.75 1.0	ns	1, 5
TX_CLK duty cycle GMII, TBI 1000Base-T for RGMII, RTBI	t _{G125H} /t _{G125}	45 47	_	55 53	%	2, 5
TX_CLK jitter	_	_	_	± 150	ps	2, 5

Notes:

- 1. Rise and fall times for TX_CLK are measured from 0.5 and 2.0 V for LV_{DD} = 2.5 V, and from 0.6 and 2.7 V for LV_{DD} = 3.3 V.
- 2. TX_CLK is used to generate the GTX clock for the UEC transmitter with 2% degradation. The TX_CLK duty cycle can be loosened from 47%/53% as long as the PHY device can tolerate the duty cycle generated by the UEC GTX_CLK. See Section 2.6.3.7, "RGMII and RTBI AC Timing Specifications," for duty cycle for 10Base-T and 100Base-T reference clock.
- 3. Gigabit transmit 125-MHz source. This signal must be generated externally with a crystal or oscillator, or is sometimes provided by the PHY. TX_CLK is a 125-MHz input into the UCC Ethernet Controller and is used to generate all 125-MHz related signals and clocks in the following modes: GMII, TBI, RTBI, RGMII.
- 4. For GMII and TBI modes, TX_CLK is provided to UCC1 through QE_PC[8:11,14,15] (CLK9-12,15,16) and to UCC2 through QE_PC[2,3,6,7,15:17](CLK3,4,7,8,16:18). For RGMII and RTBI modes, TX_CLK is provided to UCC1 and UCC3 through QE_PC11(CLK12) and to UCC2 and UCC4 through QE_PC16 (CLK17).
- 5. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing

2.3.4 Other Input Clocks

A description of the overall clocking of this device is available in the MPC8569E PowerQUICC III Integrated Host Processor Family Reference Manual in the form of a clock subsystem block diagram. For information about the input clock requirements of other functional blocks such as SerDes, Ethernet Management, eSDHC, and Enhanced Local Bus see the specific interface section.

2.4 DDR2 and DDR3 SDRAM Controller

This section describes the DC and AC electrical specifications for the DDR2 and DDR3 SDRAM controller interface of the MPC8569E. Note that the required $GV_{DD}(typ)$ is 1.8 V for DDR2 SDRAM and $GV_{DD}(typ)$ is 1.5 V for DDR3 SDRAM.

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



DDR2 and DDR3 SDRAM Controller

2.4.1 DDR2 and DDR3 SDRAM Interface DC Electrical Characteristics

The following table provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR2 SDRAM.

Table 13. DDR2 SDRAM Interface DC Electrical Characteristics

At recommended operating condition with $GV_{DD} = 1.8 \text{ V}^1$

Parameter	Symbol	Min	Max	Unit	Notes
I/O reference voltage	MVREF <i>n</i>	0.49 × GV _{DD}	0.51 × GV _{DD}	V	2, 3, 4
Input high voltage	V _{IH}	MVREF <i>n</i> + 0.125	_	V	5
Input low voltage	V _{IL}	_	MVREF <i>n</i> – 0.125	V	5
Output high current (V _{OUT} = 1.320 V)	Іон	_	-13.4	mA	6, 7
Output low current (V _{OUT} = 0.380 V)	I _{OL}	13.4	_	mA	6, 7
I/O leakage current	I _{OZ}	-50	50	μΑ	8

Notes:

- 1. GV_{DD} is expected to be within 50 mV of the DRAM's voltage supply at all times. The DRAM's and memory controller's voltage supply may or may not be from the same source.
- 2. MVREFn is expected to be equal to $0.5 \times \text{GV}_{DD}$ and to track GV_{DD} DC variations as measured at the receiver. Peak-to-peak noise on MVREFn may not exceed the MVREFn DC level by more than $\pm 2\%$ of GV_{DD} (that is, $\pm 36 \text{ mV}$).
- 3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made, and it is expected to be equal to MVREF*n* with a min value of MVREF*n* 0.04 and a max value of MVREF*n* + 0.04. V_{TT} should track variations in the DC level of MVREF*n*.
- 4. The voltage regulator for MVREFn must meet the specifications stated in Table 16.
- 5. Input capacitance load for DQ, DQS, and DQS are available in the IBIS models.
- 6. I_{OH} and I_{OL} are measured at $GV_{DD} = 1.7 \text{ V}$.
- 7. Refer to the IBIS model for the complete output IV curve characteristics.
- 8. Output leakage is measured with all outputs disabled, 0 V \leq V_{OUT} \leq GV_{DD}.

The following table provides the recommended operating conditions for the DDR SDRAM controller when interfacing to DDR3 SDRAM.

Table 14. DDR3 SDRAM Interface DC Electrical Characteristics

At recommended operating condition with $GV_{DD} = 1.5 \text{ V}^1$

Parameter	Symbol	Min	Max	Unit	Note
I/O reference voltage	MVREF <i>n</i>	$0.49 \times \text{GV}_{\text{DD}}$	$0.51 \times \text{GV}_{\text{DD}}$	V	2, 3, 4



Table 14. DDR3 SDRAM Interface DC Electrical Characteristics (continued)

At recommended operating condition with $GV_{DD} = 1.5 \text{ V}^1$

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	MVREF <i>n</i> + 0.100	GV _{DD}	V	5
Input low voltage	V _{IL}	GND	MVREF <i>n</i> - 0.100	V	5
I/O leakage current	l _{OZ}	- 50	50	μΑ	6

Notes:

- GV_{DD} is expected to be within 50 mV of the DRAM's voltage supply at all times. The DRAM's and memory controller's voltage supply may or may not be from the same source.
- 2. MVREFn is expected to be equal to $0.5 \times \text{GV}_{DD}$ and to track GV_{DD} DC variations as measured at the receiver. Peak-to-peak noise on MVREFn may not exceed the MVREFn DC level by more than $\pm 1\%$ of GV_{DD} (that is, ± 15 mV).
- 3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made, and it is expected to be equal to MVREF*n* with a min value of MVREF*n* 0.04 and a max value of MVREF*n* + 0.04. V_{TT} should track variations in the DC level of MVREF*n*.
- 4. The voltage regulator for MVREFn must meet the specifications stated in Table 16.
- 5. Input capacitance load for DQ, DQS, and \overline{DQS} are available in the IBIS models.
- 6. Output leakage is measured with all outputs disabled, 0 V \leq V_{OUT} \leq GV_{DD}.

The following table provides the DDR controller interface capacitance for DDR2 and DDR3.

Table 15. DDR2 and DDR3 SDRAM Capacitance

At recommended operating conditions with GV_{DD} of 1.8 V \pm 5% for DDR2 or 1.5 V \pm 5% for DDR3

Parameter	Symbol	Min	Max	Unit	Notes
Input/output capacitance: DQ, DQS, DQS	C _{IO}	6	8	pF	1, 2
Delta input/output capacitance: DQ, DQS, DQS	C _{DIO}	_	0.5	pF	1, 2

Note:

- 1. This parameter is sampled. GVDD = 1.8 V \pm 0.1 V (for DDR2), f = 1 MHz, T_A = 25 °C, V_{OUT} = GVDD/2, V_{OUT} (peak-to-peak) = 0.2 V.
- 2. This parameter is sampled. GVDD = 1.5 V \pm 0.075 V (for DDR3), f = 1 MHz, T_A = 25 °C, V_{OUT} = GVDD/2, V_{OUT} (peak-to-peak) = 0.175 V.

The following table provides the current draw characteristics for MVREFn.

Table 16. Current Draw Characteristics for MVREFn

For recommended operating conditions, see Table 3.

Parameter	Symbol	Min	Max	Unit	Notes
Current draw for DDR2 SDRAM for MVREFn	I _{MVREF} n	_	300	μΑ	_
Current draw for DDR3 SDRAM for MVREFn	I _{MVREF}	_	250	μΑ	_



DDR2 and DDR3 SDRAM Controller

2.4.2 DDR2 and DDR3 SDRAM Interface AC Timing Specifications

This section provides the AC timing specifications for the DDR SDRAM controller interface. The DDR controller supports both DDR2 and DDR3 memories. Note that the required GV_{DD}(typ) voltage is 1.8 V or 1.5 V when interfacing to DDR2 or DDR3 SDRAM respectively.

2.4.2.1 DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications

The following table provides the input AC timing specifications for the DDR controller when interfacing to DDR2 SDRAM.

Table 17. DDR2 SDRAM Interface Input AC Timing Specifications

At recommended operating conditions with GV $_{DD}$ of 1.8 V \pm 5%

Param	eter	Symbol	Min	Max	Unit	Notes
AC input low voltage	> 533 MHz data rate	V _{ILAC}	_	MVREF <i>n</i> – 0.20	V	_
	≤ 533 MHz data rate		_	MVREF <i>n</i> – 0.25		
AC input high voltage	> 533 MHz data rate	V _{IHAC}	MVREF <i>n</i> + 0.20	_	V	_
	≤ 533 MHz data rate		MVREF <i>n</i> + 0.25	_		

The following table provides the input AC timing specifications for the DDR controller when interfacing to DDR3 SDRAM.

Table 18. DDR3 SDRAM Interface Input AC Timing Specifications

At recommended operating conditions with GV_{DD} of 1.5 V \pm 5%

Parameter	Symbol	Min	Max	Unit	Notes
AC input low voltage	V _{ILAC}	_	MVREF <i>n</i> – 0.175	V	_
AC input high voltage	V _{IHAC}	MVREFn + 0.175	_	V	_

The following table provides the input AC timing specifications for the DDR controller when interfacing to DDR2 and DDR3 SDRAM.

Table 19. DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications³

At recommended operating conditions with GV_{DD} of 1.8 V \pm 5% for DDR2 or 1.5 V \pm 5% for DDR3

Parameter	Symbol	Min	Max	Unit	Note
Controller Skew for MDQS—MDQ/MECC	t _{CISKEW}	_	_	ps	1
800 MHz data rate		-200	200		1
667 MHz data rate		-240	240		1
533 MHz data rate		-300	300		1
400 MHz data rate		-365	365		1



Table 19. DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications³ (continued)

At recommended operating conditions with GV $_{DD}$ of 1.8 V \pm 5% for DDR2 or 1.5 V \pm 5% for DDR3

Parameter	Symbol	Min	Max	Unit	Note
Tolerated Skew for MDQS—MDQ/MECC	t _{DISKEW}	_	_	ps	2
800 MHz data rate		-425	425		2
667 MHz data rate		– 510	510		2
533 MHz data rate		-635	635		2
400 MHz data rate		-885	885		2

Note:

- 1. t_{CISKEW} represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that is captured with MDQS[n]. This must be subtracted from the total timing budget.
- 2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t_{DISKEW} . This can be determined by the following equation: $t_{DISKEW} = \pm (T \div 4 abs(t_{CISKEW}))$ where T is the clock period and $abs(t_{CISKEW})$ is the absolute value of t_{CISKEW} .
- 3. Parameters tested in DDR2 mode are to 400, 533, 667, and 800 MHz data rates and in DDR3 mode to 667 and 800 MHz data rates.

The following figure shows the DDR2 and DDR3 SDRAM interface input timing diagram.




Figure 8. DDR2 and DDR3 SDRAM Interface Input Timing Diagram



DDR2 and DDR3 SDRAM Controller

2.4.2.2 DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications

The following table contains the output AC timing targets for the DDR2 and DDR3 SDRAM interface.

Table 20. DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications⁶

At recommended operating conditions with GV $_{DD}$ of 1.8 V \pm 5% for DDR2 or 1.5 V \pm 5% for DDR3.

Parameter	Symbol ¹	Min	Max	Unit	Notes
MCK[n] cycle time	t _{MCK}	2.5	5	ns	2
ADDR/CMD output setup with respect to MCK	t _{DDKHAS}			ns	3
800 MHz		0.917 ⁷ 0.88 ⁸	_		
667 MHz		1.10	_		
533 MHz		1.48	_		
400 MHz		1.95	_		
ADDR/CMD output hold with respect to MCK	t _{DDKHAX}			ns	3
800 MHz		0.917 ⁷ 0.88 ⁸	_		
667 MHz		1.10	_		
533 MHz		1.48	_		
400 MHz		1.95	_		
MCS[n] output setup with respect to MCK	t _{DDKHCS}			ns	3
800 MHz		0.917	_		
667 MHz		1.10	_		
533 MHz		1.48	_		
400 MHz		1.95	_		
MCS[n] output hold with respect to MCK	t _{DDKHCX}			ns	3
800 MHz		0.917	_		
667 MHz		1.10	_		
533 MHz		1.48	_		
400 MHz		1.95	_		
MCK to MDQS skew	t _{DDKHMH}			ns	4
800 MHz		-0.375	0.375		
≤ 667 MHz		-0.6	0.6		



Table 20. DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications⁶

At recommended operating conditions with GV $_{DD}$ of 1.8 V \pm 5% for DDR2 or 1.5 V \pm 5% for DDR3.

Parameter	Symbol ¹	Min	Max	Unit	Notes
MDQ/MECC/MDM output setup with	t _{DDKHDS,}			ps	5
respect to MDQS	t _{DDKLDS}				
800 MHz		280 ⁷	_		
		320 ⁸			
667 MHz		400 ⁷	_		
		450 ⁸			
533 MHz		538	_		
400 MHz		700	_		
MDQ/MECC/MDM output hold with	t _{DDKHDX} ,			ps	5
respect to MDQS	t _{DDKLDX}	7			
800 MHz		280 ⁷ 320 ⁸	_		
		400 ⁷			
667 MHz		450 ⁸			
533 MHz		538	_		
400 MHz		700	_		
400 WII IZ					

Notes:

- 1. The symbols used for timing specifications follow the pattern of t_(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t_{DDKHAS} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t_{DDKLDX} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
- 2. All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS.
- 4. Note that t_{DDKHMH} follows the symbol conventions described in note 1. For example, t_{DDKHMH} describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t_{DDKHMH} can be modified through control of the MDQS override bits (called WR_DATA_DELAY) in the TIMING_CFG_2 register. This will typically be set to the same delay as in DDR_SDRAM_CLK_CNTL[CLK_ADJUST]. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the MPC8569E PowerQUICC III Integrated Host Processor Family Reference Manual for a description and understanding of the timing modifications enabled by use of these bits.
- Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe must be centered inside of the data eye at the pins of the microprocessor.
- 6. Parameters tested in DDR2 mode are to 400, 533, 667, and 800 MHz data rate and in DDR3 mode to 667 and 800 MHz data rate.
- 7. DDR3 only
- 8. DDR2 only

NOTE

For the ADDR/CMD setup and hold specifications in Table 20, it is assumed that the clock control register is set to adjust the memory clocks by ½ applied cycle.



DDR2 and DDR3 SDRAM Controller

The following figure shows the DDR2 and DDR3 SDRAM interface output timing for the MCK to MDQS skew measurement (t_{DDKHMH}) .




Figure 9. Timing Diagram for t_{DDKHMH}

The following figure shows the DDR2 and DDR3 SDRAM output timing diagram.




Figure 10. DDR2 and DDR3 Output Timing Diagram



The following figure provides the AC test load for the DDR2 and DDR3 controller bus.




Figure 11. DDR2 and DDR3 Controller Bus AC Test Load

2.5 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the MPC8569E.

2.5.1 DUART DC Electrical Characteristics

The following table provides the DC electrical characteristics for the DUART interface.

Table 21. DUART DC Electrical Characteristics

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (OV _{IN} = 0 V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = mn, I _{OH} = -2 mA)	V _{OH}	2.4	_	V	_
Output low voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the min and max OV_{IN} respective values found in Table 3.
- 2. The symbol OV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

2.5.2 DUART AC Electrical Specifications

The following table provides the AC timing parameters for the DUART interface.

Table 22. DUART AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Value	Unit	Notes
Minimum baud rate	f _{CCB} /1,048,576	baud	1
Maximum baud rate	f _{CCB} /16	baud	1, 2
Oversample rate	16	_	3

Notes:

- 1. f_{CCB} refers to the internal platform clock.
- 2. The actual attainable baud rate is limited by the latency of interrupt processing.
- 3. The middle of a start bit is detected as the 8th sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16th sample.

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



2.6 Ethernet Interface

This section provides the AC and DC electrical characteristics for the Ethernet interfaces inside the QUICC Engine block.

2.6.1 GMII/SGMII/MII/SMII/RMII/TBI/RGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to all gigabit media independent interface (GMII), serial gigabit media independent interface (SGMII), media independent interface (MII), ten-bit interface (TBI), reduced gigabit media independent interface (RGMII), reduced ten-bit interface (RTBI), and reduced media independent interface (RMII) signals except management data input/output (MDIO) and management data clock (MDC). The RGMII and RTBI interfaces are defined for 2.5 V, while the GMII and TBI interfaces are defined for 3.3 V. The GMII, MII, and TBI interface timing is compatible with IEEE Std 802.3TM. The RGMII and RTBI interfaces follow the *Reduced Gigabit Media-Independent Interface (RGMII) Specification Version 1.3 (12/10/2000)*. The RMII interface follows the *RMII Consortium RMII Specification Version 1.2 (3/20/1998)*. The electrical characteristics for the SGMII is specified in Section 2.6.4, "SGMII Interface Electrical Characteristics." The electrical characteristics for MDIO and MDC are specified in Section 2.7, "Ethernet Management Interface."

2.6.2 GMII, MII, RMII, SMII, TBI, RGMII and RTBI DC Electrical Characteristics

The following table shows the GMII, MII, RMII, SMII, and TBI DC electrical characteristics when operating from a 3.3 V supply.

Table 23. GMII, MII, RMII, SMII, and TBI DC Electrical Characteristics

At recommended operating conditions with LV_{DD} = 3.3 V

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2.0	_	V	1
Input low voltage	V _{IL}	_	0.90	V	_
Input high current (V _{IN} = LV _{DD})	I _{IH}	_	40	μΑ	2
Input low current (V _{IN} = GND)	I _{IL}	-600	_	μΑ	2
Output high voltage (LV _{DD} = min, $I_{OH} = -4.0 \text{ mA}$)	V _{OH}	2.1	LV _{DD} + 0.3	V	_
Output low voltage (LV _{DD} = min, I _{OL} = 4.0 mA)	V _{OL}	GND	0.50	V	_

Note:

- 1. The min V_{IL}and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 3.
- 2. The symbol V_{IN} , in this case, represents the LV_{IN} symbols referenced in Table 2 and Table 3.

The following table shows the RGMII, and RTBI DC electrical characteristics when operating from a 2.5 V supply.

Table 24. RGMII and RTBI DC Electrical Characteristics

At recommended operating conditions with $LV_{DD} = 2.5 \text{ V}$

Parameter	Symbol	Min	Max	Unit	Note
Input high voltage	V _{IH}	1.70	_	V	_
Input low voltage	V _{IL}	_	0.70	V	_
Input high current (V _{IN} = LV _{DD})	I _{IH}	_	10	μА	1

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Table 24. RGMII and RTBI DC Electrical Characteristics (continued)

At recommended operating conditions with $LV_{DD} = 2.5 \text{ V}$

Parameter	Symbol	Min	Max	Unit	Note
Input low current (V _{IN} = GND)	I _{IL}	-15	_	μΑ	1, 2
Output high voltage (LV _{DD} = min, I_{OH} = -1.0 mA)	V _{OH}	2.00	LV _{DD} + 0.3	V	_
Output low voltage (LV _{DD} = min, I_{OL} = 1.0 mA)	V _{OL}	GND - 0.3	0.40	٧	1

Note:

- 1. The symbol V_{IN} , in this case, represents the LV_{IN} symbols referenced in Table 2 and Table 3.
- 2. The min V_{IL}and max V_{IH} values are based on the respective min and max LV_{IN} values found in Table 3.

2.6.3 GMII, MII, RMII, SMII, TBI, RGMII, and RTBI AC Timing Specifications

This section describes the AC timing specifications for GMII, MII, RMII, SMII, TBI, RGMII, and RTBI.

2.6.3.1 GMII Timing Specifications

This section describe the GMII transmit and receive AC timing specifications.

2.6.3.1.1 GMII Transmit AC Timing Specifications

The following table provides the GMII transmit AC timing specifications.

Table 25. GMII Transmit AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Тур	Max	Unit	Note
GTX_CLK clock period	t _{GTX}	7.5	_	8.5	ns	_
GMII data TXD[7:0], TX_ER, TX_EN setup time	t _{GTKHDV}	2.5	_	_	ns	_
GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay	t _{GTKHDX}	0.5	_	_	ns	_
GTX_CLK data clock rise time (20%-80%)	t _{GTXR}	_	1.0	_	ns	_
GTX_CLK data clock fall time (80%–20%)	t _{GTXF}	_	1.0	_	ns	

The following figure shows the GMII transmit AC timing diagram.




Figure 12. GMII Transmit AC Timing Diagram

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



2.6.3.1.2 GMII Receive AC Timing Specifications

The following table provides the GMII receive AC timing specifications.

Table 26. GMII Receive AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Тур	Max	Unit	Note
RX_CLK clock period	t _{GRX}	7.5	_	_	ns	1
RX_CLK duty cycle	t _{GRXH} /t _{GRX}	35	_	65	%	2
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK	t _{GRDVKH}	2.0	_	_	ns	_
RXD[7:0], RX_DV, RX_ER hold time to RX_CLK	t _{GRDXKH}	0.2	_	_	ns	_
RX_CLK clock rise time (20%–80%)	t _{GRXR}	_	_	1.0	ns	2
RX_CLK clock fall time (80%–20%)	t _{GRXF}	_	_	1.0	ns	2

Note:

- 1. The frequency of RX_CLK should not exceed frequency of gigabit Ethernet reference clock by more than 300 ppm
- 2. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing

The following figure provides the GMII AC test load.




Figure 13. GMII AC Test Load

The following figure shows the GMII receive AC timing diagram.




Figure 14. GMII Receive AC Timing Diagram

2.6.3.2 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.



2.6.3.2.1 MII Transmit AC Timing Specifications

The following table provides the MII transmit AC timing specifications.

Table 27. MII Transmit AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Тур	Max	Unit	Note
TX_CLK clock period 10 Mbps	t _{MTX}	399.96	400	400.04	ns	_
TX_CLK clock period 100 Mbps	t _{MTX}	39.996	40	40.004	ns	_
TX_CLK duty cycle	t _{MTXH} /t _{MTX}	35	_	65	%	_
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t _{MTKHDX}	0	_	25	ns	_
TX_CLK data clock rise (20%–80%)	t _{MTXR}	1.0	_	4.0	ns	_
TX_CLK data clock fall (80%–20%)	t _{MTXF}	1.0	_	4.0	ns	_

The following figure shows the MII transmit AC timing diagram.




Figure 15. MII Transmit AC Timing Diagram

2.6.3.2.2 MII Receive AC Timing Specifications

The following table provides the MII receive AC timing specifications.

Table 28. MII Receive AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Тур	Max	Unit	Note
RX_CLK clock period 10 Mbps	t _{MRX}	399.96	400	400.04	ns	1
RX_CLK clock period 100 Mbps	t _{MRX}	39.996	40	40.004	ns	1
RX_CLK duty cycle	t _{MRXH} /t _{MRX}	35	_	65	%	2
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK	t _{MRDVKH}	10.0	_	_	ns	
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	t _{MRDXKH}	10.0	_	_	ns	
RX_CLK clock rise (20%-80%)	t _{MRXR}	1.0	_	4.0	ns	2
RX_CLK clock fall time (80%–20%)	t _{MRXF}	1.0	_	4.0	ns	2

Note:

- 1. The frequency of RX_CLK should not exceed the frequency of TX_CLK by more than 300 ppm.
- 2. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



The following figure provides the MII AC test load.




Figure 16. MII AC Test Load

The following figure shows the MII receive AC timing diagram.




Figure 17. MII Receive AC Timing Diagram

2.6.3.3 SMII AC Timing Specification

The following table shows the SMII timing specifications.

Table 29. SMII Mode Signal Timing

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Note
ETHSYNC_IN, ETHRXD to ETHCLOCK rising edge setup time	t _{SMDVKH}	1.5	_	ns	_
ETHCLOCK rising edge to ETHSYNC_IN, ETHRXD hold time	t _{SMDXKH}	1.0	_	ns	_
ETHCLOCK rising edge to ETHSYNC, ETHTXD output delay	t _{SMXR}	1.5	5.5	ns	

The following figure shows the SMII mode signal timing.




Figure 18. SMII Mode Signal Timing

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



2.6.3.4 RMII AC Timing Specifications

This section describes the RMII transmit and receive AC timing specifications.

2.6.3.4.1 RMII Transmit AC Timing Specifications

The following table shows the RMII transmit AC timing specifications.

Table 30. RMII Transmit AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Тур	Max	Unit	Note
REF_CLK clock period	t _{RMT}	_	20.0	_	ns	_
REF_CLK duty cycle	t _{RMTH}	35	_	65	%	_
REF_CLK peak-to-peak jitter	t _{RMTJ}	_	_	250	ps	_
Rise time REF_CLK (20%–80%)	t _{RMTR}	1.0	_	4.0	ns	_
Fall time REF_CLK (80%–20%)	t _{RMTF}	1.0	_	4.0	ns	_
REF_CLK to RMII data TXD[1:0], TX_EN delay	t _{RMTDX}	2.0	_	10.0	ns	_

The following figure shows the RMII transmit AC timing diagram.




Figure 19. RMII Transmit AC Timing Diagram

2.6.3.4.2 RMII Receive AC Timing Specifications

The following table provides the RMII receive AC timing specifications.

Table 31. RMII Receive AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Тур	Max	Unit	Note
REF_CLK clock period	t _{RMR}	_	20.0	_	ns	_
REF_CLK duty cycle	t _{RMRH}	35	_	65	%	1
REF_CLK peak-to-peak jitter	t _{RMRJ}	_	_	250	ps	1
Rise time REF_CLK (20%–80%)	t _{RMRR}	1.0	_	4.0	ns	1



Table 31. RMII Receive AC Timing Specifications (continued)

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Тур	Max	Unit	Note
Fall time REF_CLK (80%–20%)	t _{RMRF}	1.0		4.0	ns	1
RXD[1:0], CRS_DV, RX_ER setup time to REF_CLK rising edge	t _{RMRDV}	4.0		_	ns	_
RXD[1:0], CRS_DV, RX_ER hold time to REF_CLK rising edge	t _{RMRDX}	2.0	_	_	ns	_

Note:

1. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.

The following figure provides the AC test load.




Figure 20. AC Test Load

The following figure shows the RMII receive AC timing diagram.




Figure 21. RMII Receive AC Timing Diagram

2.6.3.5 TBI AC Timing Specifications

This section describes the TBI transmit and receive AC timing specifications.



2.6.3.5.1 TBI Transmit AC Timing Specifications

The following table provides the TBI transmit AC timing specifications.

Table 32. TBI Transmit AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Тур	Max	Unit	Note
GTX_CLK clock period	t _{GTX}	_	8.0	_	ns	_
TCG[9:0] setup time GTX_CLK going high	t _{TTKHDV}	2.0	_	_	ns	_
GTX_CLK to TCG[9:0] delay time	t _{TTKHDX}	1.0	_	_	ns	1
GTX_CLK rise (20%-80%)	t _{TTXZ}	0.7	_	_	ns	_
GTX_CLK fall time (80%–20%)	t _{TTXF}	0.7	_	_	ns	_

Note:

1. Data valid t_{TTKHDV} to GTX_CLK minimum setup time is a function of clock and maximum hold time (min setup = cycle time – max delay).

The following figure shows the TBI transmit AC timing diagram.




Figure 22. TBI Transmit AC Timing Diagram

2.6.3.5.2 TBI Receive AC Timing Specifications

The following table provides the TBI receive AC timing specifications.

Table 33. TBI Receive AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Тур	Max	Unit	Note
PMA_RX_CLK[0:1] clock period	t _{TRX}	_	16.0	_	ns	1
PMA_RX_CLK[0:1] skew	t _{SKTRX}	7.5	_	8.5	ns	_
PMA_RX_CLK[0:1] duty cycle	t _{TRXH} /t _{TRX}	40	_	60	%	2
RCG[9:0] setup time to rising PMA_RX_CLK	^t TRDVKH	2.5	_		ns	_



Table 33. TBI Receive AC Timing Specifications (continued)

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Тур	Max	Unit	Note
RCG[9:0] hold time to rising PMA_RX_CLK	t _{TRDXKH}	1.5	_	_	ns	_
PMA_RX_CLK[0:1] clock rise time (20%-80%)	t _{TRXR}	0.7	_	2.4	ns	2
PMA_RX_CLK[0:1] clock fall time (80%-20%)	t _{TRXF}	0.7	_	2.4	ns	2

Note:

- 1. The frequency of RX_CLK should not exceed the frequency of gigabit Ethernet reference clock by more than 300 ppm.
- 2. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.

The following figure provides the AC test load.




Figure 23. AC Test Load

The following figure shows the TBI receive AC timing diagram.




Figure 24. TBI Receive AC Timing Diagram



2.6.3.6 TBI Single-Clock Mode AC Specifications

The following table shows the TBI single-clock mode receive AC timing specifications.

Table 34. TBI Single-Clock Mode Receive AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Тур	Max	Unit	Note
RX_CLK clock period	t _{TRR}	7.5	8.0	8.5	ns	1
RX_CLK duty cycle	t _{TRRH}	40	50	60	%	2
RX_CLK peak-to-peak jitter	t _{TRRJ}	_	_	250	ps	2
Rise time RX_CLK (20%–80%)	t _{TRRR}	_	_	_	ns	2
Fall time RX_CLK (80%–20%)	t _{TRRF}	_	_	_	ns	2
RCG[9:0] setup time to RX_CLK rising edge	t _{TRRDV}	2.0	_	_	ns	_
RCG[9:0] hold time to RX_CLK rising edge	t _{TRRDX}	1.0	_	_	ns	_

Note:

- 1. The frequency of RX_CLK should not exceed the frequency of gigabit Ethernet reference clock by more than 300 ppm.
- 2. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.

The following figure shows the TBI single-clock mode receive AC timing diagram.




Figure 25. TBI Single-Clock Mode Receive AC Timing Diagram

2.6.3.7 RGMII and RTBI AC Timing Specifications

The following table presents the RGMII and RTBI AC timing specifications.

Table 35. RGMII and RTBI AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol ¹	Min	Тур	Max	Unit	Notes
Data to clock output skew (at transmitter)	t _{SKRGT_TX}	-500	0	500	ps	5
Data to clock input skew (at receiver)	t _{SKRGT_RX}	1.2	_	2.6	ns	2
Clock period duration	t _{RGT}	7.2	8.0	8.8	ns	3
Duty cycle for 10BASE-T and 100BASE-TX	t _{RGTH} /t _{RGT}	40	50	60	%	3, 4, 6



Table 35. RGMII and RTBI AC Timing Specifications (continued)

For recommended operating conditions, see Table 3

Parameter	Symbol ¹	Min	Тур	Max	Unit	Notes
Duty cycle for Gigabit	t _{RGTH} /t _{RGT}	45	50	55	%	6
Rise time (20%–80%)	t _{RGTR}	_	_	1.75	ns	6
Fall time (20%-80%)	t _{RGTF}	_	_	1.75	ns	6

Notes:

- In general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t_{RGT} represents the TBI (T) receive (RX) clock. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).
- 2. This implies that PC board design will require clocks to be routed such that an additional trace delay of greater than 1.5 ns is added to the associated clock signal. Many PHY vendors already incorporate the necessary delay inside their chip. If so, additional PCB delay is probably not needed.
- 3. For 10 and 100 Mbps, t_{RGT} scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.
- 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t_{RGT} of the lowest speed transitioned between.
- 5. The frequency of RX_CLK should not exceed the frequency of gigabit ethernet reference clock by more than 300 ppm.
- 6. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.



The following figure shows the RGMII and RTBI AC timing and multiplexing diagrams.




Figure 26. RGMII and RTBI AC Timing and Multiplexing Diagrams

2.6.4 SGMII Interface Electrical Characteristics

Each SGMII port features a 4-wire AC-coupled serial link from the SerDes interface of MPC8569E as shown in Figure 27, where C_{TX} is the external (on board) AC-coupled capacitor. Each output pin of the SerDes transmitter differential pair features $50-\Omega$ output impedance. Each input of the SerDes receiver differential pair features $50-\Omega$ on-die termination to GND. The reference circuit of the SerDes transmitter and receiver is shown in Figure 45.

2.6.4.1 SGMII DC Electrical Characteristics

This section discusses the electrical characteristics for the SGMII interface.

2.6.4.1.1 DC Requirements for SGMII SD_REF_CLK and SD_REF_CLK

The characteristics and DC requirements of the separate SerDes reference clock are described in Section 2.9.2.3, "DC Level Requirement for SerDes Reference Clocks."

Freescale Semiconductor 65

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



2.6.4.1.2 SGMII Transmit DC Timing Specifications

Table 36 and Table 37 describe the SGMII SerDes transmitter and receiver AC-coupled DC electrical characteristics. Transmitter DC characteristics are measured at the transmitter outputs, $SD_TX[n]$ and $\overline{SD_TX[n]}$, as shown in Figure 28.

Table 36. SGMII DC Transmitter Electrical Characteristics

At recommended operating conditions with XV_{DD} = 1.0 V ± 3% and 1.1 V ± 3%.

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Output high voltage	V _{OH}	_	_	XV _{DD-Typ} /2 + IV _{OD} I _{-max} /2	mV	1
Output low voltage	V _{OL}	XV _{DD-Typ} /2 – IV _{OD} I _{-max} /2	_	_	mV	1
Output differential voltage ^{2, 3, 4} (XV _{DD-Typ} at 1.0 V)	IV _{OD} I	320.0	500.0	725.0	mV	Equalization setting: 1.0×
		293.8	459.0	665.6		Equalization setting: 1.09×
		266.9	417.0	604.7		Equalization setting: 1.2×
		240.6	376.0	545.2		Equalization setting: 1.33×
		213.1	333.0	482.9		Equalization setting: 1.5×
		186.9	292.0	423.4		Equalization setting: 1.71×
		160.0	250.0	362.5		Equalization setting: 2.0×



Table 36. SGMII DC Transmitter Electrical Characteristics (continued)

At recommended operating conditions with XV_{DD} = 1.0 V \pm 3% and 1.1 V \pm 3%.

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Output differential voltage ^{2, 3, 4} (XV _{DD-Typ} at 1.1 V)	IV _{OD} I	352.0	550.0	797.5	mV	Equalization setting: 1.0×
		323.1	504.9 732.1	Equalization setting: 1.09×		
		293.6	458.7	665.1		Equalization setting: 1.2×
		264.7	413.6	599.7		Equalization setting: 1.33×
		234.4	366.3	531.1		Equalization setting: 1.5×
		205.6	321.2	465.7		Equalization setting: 1.71×
		176.0	275.0	398.8		Equalization setting: 2.0×
Output impedance (single-ended)	R _O	40	50	60	Ω	_

Notes:

- 1. This does I not align to DC-coupled SGMII.
- $2. \ |V_{OD}| = |V_{SD_TXn} V_{\overline{SD_TX}n}|. \ |V_{OD}| \ \text{is also referred as output differential peak voltage}. \ V_{TX-DIFFp-p} = 2 \times |V_{OD}|.$
- 3. The IV_{OD}I value shown in the table assumes the following transmit equalization setting in the XMITEQ**AB** (for SerDes lanes 0 & 1) or XMITEQ**EF** (for SerDes lanes 2 & 3) bit field of the MPC8569E SerDes control register:
 - The MSB (bit 0) of the above bit field is set to zero (selecting the full V_{DD-DIFF-p-p} amplitude—power up default);
 - The LSB (bit [1:3]) of the above bit field is set based on the equalization setting shown in table.
- 4. The $|V_{OD}|$ value shown in the Typ column is based on the condition of $XV_{DD-Typ} = 1.0V$ and $1.1 \frac{V}{N}$, no common mode offset variation, SerDes transmitter is terminated with $100-\Omega$ differential load between $SD_TX[n]$ and $\overline{SD_TX[n]}$.



The following figure shows an example of a 4-wire AC-coupled SGMII serial link connection.




Figure 27. 4-Wire AC-Coupled SGMII Serial Link Connection Example

The following figure shows the SGMII transmitter DC measurement circuit.




Figure 28. SGMII Transmitter DC Measurement Circuit



2.6.4.1.3 SGMII DC Receiver Electrical Characteristics

The following table lists the SGMII DC receiver electrical characteristics. Source synchronous clocking is not supported. Clock is recovered from the data.

Table 37. SGMII DC Receiver Electrical Characteristics

At recommended operating conditions with $XV_{DD} = 1.0 \text{ V} \pm 3\%$ and $1.1 \text{ V} \pm 3\%$.

Parameter		Symbol	Min	Тур	Max	Unit	Notes
DC Input voltage range		_		N/A		_	1
Input differential voltage	LSTS = 001	V _{RX_DIFFp-p}	100	_	1200	mV	2, 4
	LSTS = 100		175	_			
Loss of signal threshold	LSTS = 001	V _{LOS}	30	_	100	mV	3, 4
	LSTS = 100		65	_	175		
Receiver differential input im	pedance	Z _{RX_DIFF}	80	_	120	Ω	_

Notes:

- 1. Input must be externally AC-coupled.
- 2. $V_{\text{RX_DIFFp-p}}$ is also referred to as peak-to-peak input differential voltage.
- 3. The concept of this parameter is equivalent to the electrical idle detect threshold parameter in PCI Express. See Section 2.10.2, "PCI Express DC Physical Layer Specifications," and Section 2.10.3, "PCI Express AC Physical Layer Specifications," for further explanation.
- 4. The LSTS shown in this table refers to the LSTS2 or LSTS3 bit field of the MPC8569E's SerDes control register SRDSCR4.

2.6.4.2 SGMII AC Timing Specifications

This section discusses the AC timing specifications for the SGMII interface.

2.6.4.2.1 AC Requirements for SGMII SD_REF_CLK and SD_REF_CLK

Note that the SGMII clock requirements for SD_REF_CLK and SD_REF_CLK are intended to be used within the clocking guidelines specified by Section 2.9.2.4, "AC Requirements for SerDes Reference Clocks."



2.6.4.2.2 SGMII Transmit AC Timing Specifications

The following table provides the SGMII transmit AC timing specifications. A source synchronous clock is not supported. The AC timing specifications do not include RefClk jitter.

Table 38. SGMII Transmit AC Timing Specifications

At recommended operating conditions with XV_{DD} = 1.0 V ± 3% and 1.1 V ± 3%.

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Deterministic jitter	JD	_	_	0.17	UI p-p	_
Total jitter	JT	_	_	0.35	UI p-p	2
Unit interval	UI	799.92	800	800.08	ps	1
AC coupling capacitor	C _{TX}	10	_	200	nF	3

Notes:

- 1. Each UI is 800 ps ± 100 ppm.
- 2. See Figure 30 for single frequency sinusoidal jitter limits.
- 3. The external AC coupling capacitor is required. It is recommended that it be placed near the device transmitter outputs.

2.6.4.2.3 SGMII AC Measurement Details

Transmitter and receiver AC characteristics are measured at the transmitter outputs (SD_TXn and $\overline{\text{SD}}$ _TXn) or at the receiver inputs (SD_RXn and $\overline{\text{SD}}$ _RXn), as depicted in the following figure, respectively.




Figure 29. SGMII AC Test/Measurement Load



2.6.4.2.4 SGMII Receiver AC Timing Specifications

The following table provides the SGMII receive AC timing specifications. The AC timing specifications do not include RefClk jitter. Source synchronous clocking is not supported. Clock is recovered from the data.

Table 39. SGMII Receive AC Timing Specifications

At recommended operating conditions with XV_{DD} = 1.0 V ± 3%. and 1.1 V ± 3%.

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Deterministic Jitter Tolerance	JD	0.37	_	_	UI p-p	1, 2, 4
Combined Deterministic and Random Jitter Tolerance	JDR	0.55	_	_	UI p-p	1, 2, 4
Total Jitter Tolerance	JT	0.65	_	_	UI p-p	1, 2, 4
Bit Error Ratio	BER	_	_	10 ⁻¹²	_	_
Unit Interval	UI	799.92	800.00	800.08	ps	3

Notes:

- 1. Measured at receiver.
- 2. See RapidIO 1x/4x LP Serial Physical Layer Specification for interpretation of jitter specifications.
- 3. Each UI is 800 ps \pm 100 ppm.
- 4. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.

The sinusoidal jitter in the total jitter tolerance may have any amplitude and frequency in the unshaded region of the following figure.




Figure 30. Single Frequency Sinusoidal Jitter Limits

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



2.6.5 QUICC Engine Block IEEE 1588 Electrical Characteristics

2.6.5.1 QUICC Engine Block IEEE 1588 DC Specifications

The following table shows the QUICC Engine block IEEE 1588 DC specifications when operating from a 3.3 V supply.

Table 40. QUICC Engine Block IEEE 1588 DC Electrical Characteristics

At recommended operating conditions with $OV_{DD} = 3.3 \text{ V}$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2.0	_	V	1
Input low voltage	V _{IL}	_	0.90	V	_
Input high current (V _{IN} = OV _{DD})	I _{IH}	_	40	μА	2
Input low current (V _{IN} = GND)	I _{IL}	-600	_	μΑ	2
Output high voltage (OV _{DD} = min, $I_{OH} = -4.0 \text{ mA}$)	V _{OH}	2.1	OV _{DD} + 0.3	V	_
Output low voltage (OV _{DD} = min, I _{OL} = 4.0 mA)	V _{OL}	GND	0.50	V	_

Note:

- 1. The min V_{IL}and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. The symbol V_{IN} , in this case, represents the OV_{IN} symbols referenced in Table 2 and Table 3.

2.6.5.2 QUICC Engine Block IEEE 1588 AC Specifications

The following table provides the QUICC Engine block IEEE 1588 AC timing specifications.

Table 41. QUICC Engine Block IEEE 1588 AC Timing Specifications

Parameter	Symbol	Min	Тур	Max	Unit	Notes
QE_1588_CLK clock period	t _{T1588CLK}	3.8	_	$T_{RX_CLK} \times 7$	ns	1, 3
QE_1588_CLK duty cycle	t _{T1588CLKH} / t _{T1588CLK}	40	50	60	%	5
QE_1588_CLK peak-to-peak jitter	t _{T1588} CLKINJ	_	_	250	ps	5
Rise time QE_1588_CLK (20%-80%)	t _{T1588CLKINR}	1.0	_	2.0	ns	5
Fall time QE_1588_CLK (80%–20%)	t _{T1588CLKINF}	1.0	_	2.0	ns	5
QE_1588_CLK_OUT clock period	t _{T1588} CLKOUT	2 × t _{T1588CLK}	_	_	ns	_
QE_1588_CLK_OUT duty cycle	t _{T1588CLKOTH} / t _{T1588CLKOUT}	30	50	70	%	_
QE_1588_PPS_OUT	t _{T1588OV}	0.5	_	4.0	ns	_




Parameter	Symbol	Min	Тур	Max	Unit	Notes
QE_1588_TRIG_IN pulse width	t _{T1588} TRIGH	2 × t _{T1588CLK} MAX	_	_	ns	2
QE_PTP_SOF_TX_IN pulse width	t _{T1588} TRIGH	T _{TX_CLK} × 2	_	_	ns	4
QE_PTP_SOF_RX_IN pulse width	t _{T1588} TRIGH	T _{RX_CLK} × 2	_	_	ns	4

Notes:

- 1. T_{RX_CLK} is the max clock period of the QUICC Engine block's receiving clock selected by TMR_CTRL[CKSEL]. See the *QUICC Engine Block with Protocol Interworking Reference Manual*, for a description of TMR_CTRL registers.
- 2. It needs to be at least two times the clock period of the clock selected by TMR_CTRL[CKSEL]. See the *QUICC Engine Block with Protocol Interworking Reference Manual,* for a description of TMR_CTRL registers.
- 3. The maximum value of $t_{T1588CLK}$ is not only defined by the value of t_{RX_CLK} , but also defined by the recovered clock. For example, for 10/100/1000 Mbps modes, the maximum value of $t_{T1588CLK}$ are 2800, 280, and 56 ns, respectively.
- 4. The minimum value of $t_{TX/RXCLK}$ is defined by the recovered clock. For example, for 10/100/1000 Mbps modes, the value of $t_{TX/RXCLK}$ are 800, 80, and 16 ns, respectively.
- 5. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.

The following figure shows the data and command output AC timing diagram.



¹QUICC Engine block IEEE 1588 Output AC timing: The output delay is counted starting at the rising edge if t_{T11588CLKOUT} is non-inverting. Otherwise, it is counted starting at the falling edge.

Figure 31. QUICC Engine Block IEEE 1588 Output AC Timing

The following figure shows the data and command input AC timing diagram.




Figure 32. QUICC Engine Block IEEE 1588 Input AC Timing

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Ethernet Management Interface

The following figure shows the data and command input AC timing diagram.




Figure 33. QUICC Engine Block IEEE 1588 Input AC Timing (SOF TRIG)

2.7 Ethernet Management Interface

The electrical characteristics specified in this section apply to the MII management interface signals management data input/output (MDIO) and management data clock (MDC). The electrical characteristics for GMII, RGMII, TBI, and RTBI are specified in Section 2.6, "Ethernet Interface."

2.7.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The following table provides the DC electrical characteristics for MDIO and MDC.

Table 42. MII Management DC Electrical Characteristics

At recommended operating conditions with $LV_{DD} = 3.3 \text{ V}$

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2.0	_	V	_
Input low voltage	V _{IL}	_	0.90	V	_
Input high current (LV _{DD} = Max, V _{IN} = 2.1 V)	I _{IH}	_	40	μΑ	1
Input low current (LV _{DD} = Max, V _{IN} = 0.5 V)	I _{IL}	-600	_	μΑ	1
Output high voltage (LV _{DD} = Min, I _{OH} = -4.0 mA)	V _{OH}	2.4	_	V	_
Output low voltage (LV _{DD} = Min, I _{OL} = 4.0 mA)	V _{OL}	_	0.4	V	_

Note:

1. The symbol V_{IN}, in this case, represents the LV_{IN} symbol referenced in Table 2 and Table 3.



2.7.1.1 MII Management AC Electrical Specifications

The following table provides the MII management AC timing specifications.

Table 43. MII Management AC Timing Specifications

At recommended operating conditions with $LV_{DD} = 3.3 \text{ V} \pm 5\%$.

Parameter	Symbol ¹	Min Typ		Max	Unit	Notes
MDC frequency	f _{MDC}	_	2.5	_	MHz	2
MDC period	t _{MDC}	_	400	_	ns	_
MDC clock pulse width high	t _{MDCH}	32	_	_	ns	_
MDC to MDIO valid	^t MDKHDV	2×(t _{plb_clk} *8)	_	_	ns	4
MDC to MDIO delay	t _{MDKHDX}	$(16 \times t_{\text{plb_clk}}) - 3$	_	$(16 \times t_{\text{plb_clk}}) + 3$	ns	3, 4, 5
MDIO to MDC setup time	t _{MDDVKH}	10	_	_	ns	_
MDIO to MDC hold time	t _{MDDXKH}	0	_	_	ns	_
MDC rise time	t _{MDCR}	_	_	10	ns	_
MDC fall time	t _{MDCF}	_	_	10	ns	_

Notes:

- 1. The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t_{MDKHDX} symbolizes management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 2. This parameter is dependent on the platform clock frequency (MIIMCFG [MgmtClk] field determines the clock frequency of the Mgmt Clock CE_MDC).
- 3. This parameter is dependent on the platform clock frequency. The delay is equal to 16 platform clock periods ± 3 ns. For example, with a platform clock of 400 MHz, the min/max delay is 40 ns ± 3 ns.
- 4. t_{plb clk} is the QUICC Engine block clock/2.
- 5. MDC to MDIO Data valid t_{MDKHDV} is a function of clock period and max delay time (t_{MDKHDX}). (Min setup = cycle time max delay

The following figure shows the MII management AC timing diagram.




Figure 34. MII Management Interface Timing Diagram

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



HDLC, BISYNC, Transparent, and Synchronous UART Interfaces

2.8 HDLC, BISYNC, Transparent, and Synchronous UART Interfaces

This section describes the DC and AC electrical specifications for the high level data link control (HDLC), BISYNC, transparent, and synchronous UART interfaces of the MPC8569E.

2.8.1 HDLC, BISYNC, Transparent, and Synchronous UART DC Electrical Characteristics

The following table provides the DC electrical characteristics for the HDLC, BISYNC, Transparent, and synchronous UART interfaces.

Table 44. HDLC, BISYNC, and Transparent DC Electrical Characteristics

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (OV _{IN} = 0 V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.4	_	V	_
Output low voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL}and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. The symbol OV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

2.8.2 HDLC, BISYNC, Transparent, and Synchronous UART AC Timing Specifications

The following table provides the input and output AC timing specifications for the HDLC, BISYNC, and Transparent protocols.

Table 45. HDLC, BISYNC, and Transparent AC Timing Specifications

For recommended operating conditions, see Table 3

Characteristic	Symbol ¹	Min	Max	Unit	Notes
Outputs—Internal clock delay	t _{HIKHOV}	0	5.5	ns	2
Outputs—External clock delay	t _{HEKHOV}	1	8.4	ns	2
Outputs—Internal clock high Impedance	t _{HIKHOX}	0	5.5	ns	2
Outputs—External clock high Impedance	t _{HEKHOX}	1	8	ns	2
Inputs—Internal clock input setup time	t _{HIIVKH}	6	_	ns	_



HDLC, BISYNC, Transparent, and Synchronous UART Interfaces

Table 45. HDLC, BISYNC, and Transparent AC Timing Specifications (continued)

For recommended operating conditions, see Table 3

Characteristic	Symbol ¹	Min	Max	Unit	Notes
Inputs—External clock input setup time	t _{HEIVKH}	4	_	ns	_
Inputs—Internal clock input hold time	t _{HIIXKH}	0	_	ns	_
Inputs—External clock input hold time	t _{HEIXKH}	1.3	_	ns	

Notes:

- 1. The symbols used for timing specifications follow the pattern $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{HIKHOX} symbolizes the outputs internal timing (HI) for the time t_{serial} memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
- 2. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

The following table provides the input and output AC timing specifications for the synchronous UART protocols.

Table 46. Synchronous UART AC Timing Specifications

For recommended operating conditions, see Table 3

Characteristic	Symbol ¹	Min	Max	Unit	Notes
Outputs—Internal clock delay	t _{HIKHOV}	0	11	ns	2
Outputs—External clock delay	t _{HEKHOV}	1	14	ns	2
Outputs—Internal clock high Impedance	t _{HIKHOX}	0	11	ns	2
Outputs—External clock high Impedance	t _{HEKHOX}	1	14	ns	2
Inputs—Internal clock input setup time	t _{HIIVKH}	10	_	ns	_
Inputs—External clock input setup time	t _{HEIVKH}	8	_	ns	_
Inputs—Internal clock input hold time	t _{HIIXKH}	0	_	ns	_
Inputs—External clock input hold time	t _{HEIXKH}	1	_	ns	_

Notes:

- 1. The symbols used for timing specifications follow the pattern t_{(first two letters of functional block)(signal)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{HIKHOX} symbolizes the outputs internal timing (HI) for the time t_{serial} memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
- 2. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

The following figure provides the AC test load.




Figure 35. AC Test Load

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



High-Speed SerDes Interfaces (HSSI)

Figure 36 and Figure 37 represent the AC timing from Table 45 and Table 46. Note that although the specifications generally refer to the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge. Also note that the clock edge is selectable.

The following figure shows the timing with external clock.




Figure 36. AC Timing (External Clock) Diagram

The following figure shows the timing with internal clock.




Figure 37. AC Timing (Internal Clock) Diagram

2.9 High-Speed SerDes Interfaces (HSSI)

The MPC859E features a serializer/deserializer (SerDes) interface to be used for high-speed serial interconnect applications. The SerDes interface can be used for PCI Express and/or Serial RapidIO and/or SGMII data transfers.

This section describes the common portion of SerDes DC electrical specifications, which is the DC requirement for SerDes reference clocks. The SerDes data lane's transmitter (Tx) and receiver (Rx) reference circuits are also shown.

2.9.1 Signal Terms Definition

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals.

The below figure shows how the signals are defined. For illustration purposes only, one SerDes lane is used in the description. The following figure shows the waveform for either a transmitter output (SDn_TX) and $\overline{SDn_TX}$ or a receiver input (SDn_RX) and $\overline{SDn_RX}$. Each signal swings between A volts and B volts where A > B.






Figure 38. Differential Voltage Definitions for Transmitter or Receiver

Using this waveform, the definitions are as shown in the following list. To simplify the illustration, the definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment:

Single-Ended Swing

The transmitter output signals and the receiver input signals SD_TX , $\overline{SD_TX}$, SD_RX and $\overline{SD_RX}$ each have a peak-to-peak swing of A-B volts. This is also referred as each signal wire's single-ended swing.

Differential Output Voltage, V_{OD} (or Differential Output Swing):

The differential output voltage (or swing) of the transmitter, V_{OD} , is defined as the difference of the two complimentary output voltages: $V_{SD_TX} - V_{\overline{SD_TX}}$. The V_{OD} value can be either positive or negative.

Differential Input Voltage, V_{ID} (or Differential Input Swing):

The differential input voltage (or swing) of the receiver, V_{ID} , is defined as the difference of the two complimentary input voltages: $V_{SD_RX} - V_{\overline{SD_RX}}$. The V_{ID} value can be either positive or negative.

Differential Peak Voltage, V_{DIFFp}

The peak value of the differential transmitter output signal or the differential receiver input signal is defined as the differential peak voltage, $V_{DIFFp} = |A - B|$ volts.

Differential Peak-to-Peak, $V_{DIFFp-p}$

Since the differential output signal of the transmitter and the differential input signal of the receiver each range from A-B to -(A-B) volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as differential peak-to-peak voltage, $V_{DIFFp-p} = 2 \times V_{DIFFp} = 2 \times |(A-B)|$ volts, which is twice the differential swing in amplitude, or twice of the differential peak. For example, the output differential peak-peak voltage can also be calculated as $V_{TX-DIFFp-p} = 2 \times |V_{OD}|$.

Differential Waveform

The differential waveform is constructed by subtracting the inverting signal ($\overline{SD_TX}$, for example) from the non-inverting signal ($\overline{SD_TX}$, for example) within a differential pair. There is only one signal trace curve in a differential waveform. The voltage represented in the differential waveform is not referenced to ground. See Figure 43 as an example for differential waveform.

Common Mode Voltage, V_{cm}

The common mode voltage is equal to half of the sum of the voltages between each conductor of a balanced interchange circuit and ground. In this example, for SerDes output, $V_{cm_out} = (V_{SD_TX} + V_{\overline{SD_TX}}) \div 2 = (A+B) \div 2$, which is the arithmetic mean of the two

complimentary output voltages within a differential pair. In a system, the common mode voltage

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



High-Speed SerDes Interfaces (HSSI)

may often differ from one component's output to the other's input. It may be different between the receiver input and driver output circuits within the same component. It is also referred to as the DC offset on some occasions.

To illustrate these definitions using real values, consider the example of a current mode logic (CML) transmitter that has a common mode voltage of 2.25 V and outputs, TD and $\overline{\text{TD}}$. If these outputs have a swing from 2.0 V to 2.5 V, the peak-to-peak voltage swing of each signal (TD or $\overline{\text{TD}}$) is 500 mV p-p, which is referred to as the single-ended swing for each signal. Because the differential signaling environment is fully symmetrical in this example, the transmitter output's differential swing (V_{OD}) has the same amplitude as each signal's single-ended swing. The differential output signal ranges between 500 mV and -500 mV. In other words, V_{OD} is 500 mV in one phase and -500 mV in the other phase. The peak differential voltage (V_{DIFFp}) is 500 mV. The peak-to-peak differential voltage ($V_{\text{DIFFp-D}}$) is 1000 mV p-p.

2.9.2 SerDes Reference Clocks

The SerDes reference clock inputs are applied to an internal PLL whose <u>output creates</u> the clock used by the corresponding SerDes lanes. The SerDes reference clock inputs are SD_REF_CLK and SD_REF_CLK for PCI Express, Serial RapidIO, and SGMII interface, respectively.

The following sections describe the SerDes reference clock requirements and provide application information.

2.9.2.1 SerDes Spread Spectrum Clock Source Recommendations

SD_REF_CLK/SD_REF_CLK are designed to work with spread spectrum clock for PCI Express protocol only with the spreading specification defined in Table 47. When using spread spectrum clocking for PCI Express, both ends of the link partners should use the same reference clock. For best results, a source without significant unintended modulation must be used.

The spread spectrum clocking cannot be used if the same SerDes reference clock is shared with other non-spread spectrum supported protocols. For example, if the spread spectrum clocking is desired on a SerDes reference clock for PCI Express and the same reference clock is used for any other protocol such as SGMII/SRIO due to the SerDes lane usage mapping option, spread spectrum clocking cannot be used at all.

Table 47. SerDes Spread Spectrum Clock Source Recommendations

At recommended operating conditions. See Table 3.

Parameter	Min	Max	Unit	Notes
Frequency modulation	30	33	kHz	_
Frequency spread	+0	-0.5	%	1

Note:

1. Only down spreading is allowed.

2.9.2.2 SerDes Reference Clock Receiver Characteristics

The following figure shows a receiver reference diagram of the SerDes reference clocks.






Figure 39. Receiver of SerDes Reference Clocks

The characteristics of the clock signals are as follows:

- The supply voltage requirements for XV_{DD} are as specified in Table 3.
- The SerDes reference clock receiver reference circuit structure is as follows:
 - The SD_REF_CLK and SD_REF_CLK are internally AC-coupled differential inputs as shown in Figure 39. Each differential clock input (SD_REF_CLK or SD_REF_CLK) has a 50-Ω termination to SCOREGND followed by on-chip AC-coupling.
 - The external reference clock driver must be able to drive this termination.
 - The SerDes reference clock input can be either differential or single-ended. See the differential mode and single-ended mode description below for further detailed requirements.
- The maximum average current requirement that also determines the common mode voltage range
 - When the SerDes reference clock differential inputs are DC-coupled externally with the clock driver chip, the maximum average current allowed for each input pin is 8 mA. In this case, the exact common mode input voltage is not critical as long as it is within the range allowed by the maximum average current of 8 mA because the input is AC-coupled on-chip.
 - This current limitation sets the maximum common mode input voltage to be less than 0.4 V ($0.4 \text{ V} \div 50 = 8 \text{ mA}$) while the minimum common mode input level is 0.1 V above SCOREGND. For example, a clock with a 50/50 duty cycle can be produced by a clock driver with output driven by its current source from 0 to 16 mA (0-0.8 V), such that each phase of the differential input has a single-ended swing from 0 V to 800 mV with the common mode voltage at 400 mV.
 - If the device driving the SD_REF_CLK and $\overline{\text{SD}_{REF}_{CLK}}$ inputs cannot drive 50 Ω to SCOREGND DC, or it exceeds the maximum input current limitations, then it must be AC-coupled off-chip.
- The input amplitude requirement
 - This requirement is described in detail in the following sections.

2.9.2.3 DC Level Requirement for SerDes Reference Clocks

The DC level requirement for the SerDes reference clock inputs is different depending on the signaling mode used to connect the clock driver chip and SerDes reference clock inputs as described below.

- Differential mode
 - The input amplitude of the differential clock must be between 400 and 1600 mV differential peak-peak (or between 200 and 800 mV differential peak). In other words, each signal wire of the differential pair must have a single-ended swing less than 800 mV and greater than 200 mV. This requirement is the same for both external DC-or AC-coupled connections.

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



High-Speed SerDes Interfaces (HSSI)

— For external DC-coupled connection, as described in Section 2.9.2.2, "SerDes Reference Clock Receiver Characteristics," the maximum average current requirements sets the requirement for average voltage (common mode voltage) to be between 100 and 400 mV. The following figure shows the SerDes reference clock input requirement for DC-coupled connection scheme.




Figure 40. Differential Reference Clock Input DC Requirements (External DC-Coupled)

— For external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Since the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different command mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to SCOREGND. Each signal wire of the differential inputs is allowed to swing below and above the command mode voltage (SCOREGND). The following figure shows the SerDes reference clock input requirement for AC-coupled connection scheme.




Figure 41. Differential Reference Clock Input DC Requirements (External AC-Coupled)

- Single-ended mode
 - The reference clock can also be single-ended. The SD_REF_CLK input amplitude (single-ended swing) must be between 400 and 800 mV peak-peak (from V_{min} to V_{max}) with SD_REF_CLK either left unconnected or tied to ground.
 - The SD_REF_CLK input average voltage must be between 200 and 400 mV. Figure 42 shows the SerDes reference clock input requirement for single-ended signaling mode.
 - To meet the input amplitude requirement, the reference clock inputs might need to be DC- or AC-coupled externally. For the best noise performance, the reference of the clock could be DC- or AC-coupled into the unused phase (SD_REF_CLK) through the same source impedance as the clock input (SD_REF_CLK) in use.

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2






Figure 42. Single-Ended Reference Clock Input DC Requirements

2.9.2.4 AC Requirements for SerDes Reference Clocks

The following table lists AC requirements for the PCI Express, SGMII, and Serial RapidIO SerDes reference clocks to be guaranteed by the customer's application design.

Table 48. SD_REF_CLK and SD_REF_CLK Input Clock Requirements

At recommended operating conditions with ScoreVDD = 1.0 V \pm 3%. and 1.1 V \pm 3%

Parameter	Symbol	Min	Тур	Max	Unit	Notes
SD_REF_CLK/SD_REF_CLK frequency range	t _{CLK_REF}	_	100/125	_	MHz	1
SD_REF_CLK/SD_REF_CLK clock frequency tolerance	^t CLK_TOL	-350	_	350	ppm	_
SD_REF_CLK/SD_REF_CLK reference clock duty cycle	t _{CLK_DUTY}	40	50	60	%	7
SD_REF_CLK/SD_REF_CLK max deterministic peak-peak jitter at 10 ⁻⁶ BER	t _{CLK} DJ	_	_	42	ps	7
SD_REF_CLK/SD_REF_CLK total reference clock jitter at 10 ⁻⁶ BER (peak-to-peak jitter at refClk input)	t _{CLK_TJ}	_	_	86	ps	2, 7
SD_REF_CLK/SD_REF_CLK rising/falling edge rate	t _{CLKRR/} t _{CLKFR}	1	_	4	V/ns	3, 7



High-Speed SerDes Interfaces (HSSI)

Table 48. SD_REF_CLK and SD_REF_CLK Input Clock Requirements (continued)

At recommended operating conditions with ScoreVDD = 1.0 V \pm 3%. and 1.1 V \pm 3%

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Differential input high voltage	V _{IH}	200	_	_	mV	4
Differential input low voltage	V _{IL}	_	_	-200	mV	4
Rising edge rate (SDn_REF_CLK) to falling edge rate (SDn_REF_CLK) matching	Rise-Fall Matching	_	_	20	%	5, 6, 7

Notes:

- 1. Caution: Only 100 and 125 have been tested. In-between values will not work correctly with the rest of the system.
- 2. Limits from PCI Express CEM Rev 2.0
- 3. Measured from –200 mV to +200 mV on the differential waveform (derived from SD_REF_CLK minus SD_REF_CLK). The signal must be monotonic through the measurement region for rise and fall time. The 400 mV measurement window is centered on the differential zero crossing. See Figure 43.
- 4. Measurement taken from differential waveform
- 5. Measurement taken from single-ended waveform
- 6. Matching applies to rising edge for SD_REF_CLK and falling edge rate for SD_REF_CLK. It is measured using a 200 mV window centered on the median cross point where SD_REF_CLK rising meets SD_REF_CLK falling. The median cross point is used to calculate the voltage thresholds that the oscilloscope uses for the edge rate calculations. The rise edge rate of SD_REF_CLK must be compared to the fall edge rate of SD_REF_CLK, the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 44.
- 7. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing




Figure 43. Differential Measurement Points for Rise and Fall Time




Figure 44. Single-Ended Measurement Points for Rise and Fall Time Matching

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



2.9.2.5 SerDes Transmitter and Receiver Reference Circuits

The following figure shows the reference circuits for SerDes data lane's transmitter and receiver.




Figure 45. SerDes Transmitter and Receiver Reference Circuits

The DC and AC specification of SerDes data lanes are defined in each interface protocol section (SGMII, PCI Express, or Serial Rapid IO) in this document based on the application usage

- Section 2.6.4, "SGMII Interface Electrical Characteristics"
- Section 2.10, "PCI Express"
- Section 2.11, "Serial RapidIO (SRIO)"

Note that external AC-coupling capacitor is required for the above three serial transmission protocols with the capacitor value defined in the specification of each protocol section.

2.9.2.6 Clocking Dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million (ppm) of each other at all times. This is specified to allow bit rate clock sources with a ± 300 ppm tolerance.

2.10 PCI Express

This section describes the DC and AC electrical specifications for the PCI Express bus of the MPC8569E.

2.10.1 PCI Express DC Requirements for SD_REF_CLK and SD_REF_CLK

For more information, see Section 2.9.2.3, "DC Level Requirement for SerDes Reference Clocks."

2.10.2 PCI Express DC Physical Layer Specifications

This section contains the DC specifications for the physical layer of PCI Express on this device.



PCI Express

2.10.2.1 PCI Express DC Physical Layer Transmitter Specifications

This section discusses the PCI Express DC physical layer transmitter specifications for 2.5 Gb/s.

The following table defines the PCI Express (2.5 Gb/s) DC specifications for the differential output at all transmitters. The parameters are specified at the component pins.

Table 49. PCI Express (2.5Gb/s) Differential Transmitter (TX) Output DC Specifications

At recommended operating conditions with XV_{DD} = 1.0 V \pm 3%. and 1.1 V \pm 3%

Parameter	Symbol	Min	Тур	Max	Unit	Comments
Differential peak-to-peak output voltage	V _{TX-DIFFp-p}	800	1000 ² / 1100 ³	1200	mV	$V_{TX-DIFFp-p} = 2 \times V_{TX-D+} - V_{TX-D-} $ See note 1.
De-emphasized differential output voltage (ratio)	V _{TX-DE-RATIO}	3.0	3.5	4.0	dB	Ratio of the $V_{TX\text{-DIFFp-p}}$ of the second and following bits after a transition divided by the $V_{TX\text{-DIFFp-p}}$ of the first bit after a transition. See Note 1.
DC differential TX impedance	Z _{TX-DIFF-DC}	80	100	120	Ω	TX DC Differential mode Low Impedance
Transmitter DC impedance	Z _{TX-DC}	40	50	60	Ω	Required TX D+ as well as D– DC Impedance during all states

Note:

2.10.2.2 PCI Express DC Physical Layer Receiver Specifications

This section discusses the PCI Express DC physical layer receiver specifications for 2.5 Gb/s

The following table defines the DC specifications for the PCI Express (2.5 Gb/s) differential input at all receivers (RXs). The parameters are specified at the component pins.

Table 50. PCI Express (2.5 Gb/s) Differential Receiver (RX) Input DC Specifications

At recommended operating conditions with ScoreVDD = 1.0 V \pm 3%. and 1.1 V \pm 3%

Parameter	Symbol	Min	Тур	Max	Unit	Comments
Differential input peak-to-peak voltage	V _{RX-DIFFp-p}	175	_	1200	mV	$V_{RX-DIFFp-p} = 2 \times V_{RX-D+} - V_{RX-D-} $. See note 1.
DC differential input impedance	Z _{RX-DIFF-DC}	80	100	120	Ω	RX DC Differential mode impedance. See Note 2.

^{1.} Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 46 and measured over any 250 consecutive TX UIs.

^{2.} Typ- $V_{TX-DIFFp-p}$ with $XV_{DD} = 1.0 \text{ V}$

^{3.} Typ- $V_{TX-DIFFp-p}$ with $XV_{DD} = 1.1 V$



Table 50. PCI Express (2.5 Gb/s) Differential Receiver (RX) Input DC Specifications (continued)

At recommended operating conditions with ScoreVDD = 1.0 V \pm 3%. and 1.1 V \pm 3%

Parameter	Symbol	Min	Тур	Max	Unit	Comments
DC input impedance	Z _{RX-DC}	40	50	60		Required RX D+ as well as D- DC impedance (50 ± 20% tolerance). See Notes 1 and 2.
Powered down DC input impedance	Z _{RX-HIGH-IMP-DC}	50		_		Required RX D+ as well as D– DC Impedance when the receiver terminations do not have power. See Note 3.
Electrical idle detect threshold	V _{RX-IDLE-DET-} DIFFp-p	65		175	mV	$V_{\text{RX-IDLE-DET-DIFFp-p}} = 2 \times V_{\text{RX-D+}} - V_{\text{RX-D-}} .$ Measured at the package pins of the receiver.

Notes:

- 1. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 46 must be used as the RX device when taking measurements. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- 2. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM) there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.
- 3. The RX DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps ensure that the receiver detect circuit will not falsely assume a receiver is powered on when it is not. This term must be measured at 300 mV above the RX ground.

2.10.3 PCI Express AC Physical Layer Specifications

This section contains the DC specifications for the physical layer of PCI Express on this device.

2.10.3.1 PCI Express AC Physical Layer Transmitter Specifications

This section discusses the PCI Express AC physical layer transmitter specifications for 2.5 Gb/s.

The following table defines the PCI Express (2.5Gb/s) AC specifications for the differential output at all transmitters (TXs). The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

Table 51. PCI Express (2.5Gb/s) Differential Transmitter (TX) Output AC Specifications

At recommended operating conditions with XV_{DD} = 1.0 V ± 3%. and 1.1 V ± 3%

Parameter	Symbol	Min	Тур	Max	Unit	Comments
Unit Interval	UI	399.88	400.00	400.12	ps	Each UI is 400 ps ± 300 ppm. UI does not account for spread spectrum clock dictated variations. See Note 1.
Minimum TX eye width	T _{TX-EYE}	0.70	_	_	UI	The maximum transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.3$ UI. See Notes 2 and 3.
Maximum time between the jitter median and maximum deviation from the median	T _{TX-EYE-MEDIAN-} to-MAX-JITTER	_	_	0.15	UI	Jitter is defined as the measurement variation of the crossing points ($V_{TX\text{-DIFFp-p}} = 0$ V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2 and 3.



PCI Express

Table 51. PCI Express (2.5Gb/s) Differential Transmitter (TX) Output AC Specifications (continued)

At recommended operating conditions with XV $_{DD}$ = 1.0 V \pm 3%. and 1.1 V \pm 3%

Parameter	Symbol	Min	Тур	Max	Unit	Comments
AC-coupling capacitor	C _{TX}	75	_	200		All transmitters are AC-coupled. The AC-coupling is required either within the media or within the transmitting component itself. See Note 4.

Notes:

- 1. No test load is necessarily associated with this value.
- 2. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 46 and measured over any 250 consecutive TX UIs.
- 3. A T_{TX-EYE} = 0.70 UI provides for a total sum of deterministic and random jitter budget of T_{TX-JITTER-MAX} = 0.30 UI for the transmitter collected over any 250 consecutive TX UIs. The T_{TX-EYE-MEDIAN-to-MAX-JITTER} median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs. It must be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
- 4. The MPC8569E SerDes transmitter does not have CTX built-in. An external AC-coupling capacitor is required.

2.10.3.2 PCI Express AC Physical Layer Receiver Specifications

This section discusses the PCI Express AC physical layer receiver specifications for 2.5 Gb/s.



The following table defines the AC specifications for the PCI Express (2.5 Gb/s) differential input at all receivers (RXs). The parameters are specified at the component pins. The AC timing specifications do not include RefClk jitter.

Table 52. PCI Express (2.5 Gb/s) Differential Receiver (RX) Input AC Specifications

At recommended operating conditions with ScoreVDD = 1.0 V \pm 3%. and 1.1 V \pm 3%

Parameter	Symbol	Min	Тур	Max	Unit	Comments
Unit interval	UI	399.88	400.00	400.12	ps	Each UI is 400 ps ± 300 ppm. UI does not account for spread spectrum clock dictated variations. See Note 1.
Minimum receiver eye width	T _{RX-EYE}	0.4	_		UI	The maximum interconnect media and transmitter jitter that can be tolerated by the receiver can be derived as $T_{\text{RX-MAX-JITTER}} = 1 - T_{\text{RX-EYE}} = 0.6 \text{ UI. See Notes 2 and 3.}$
Maximum time between the jitter median and maximum deviation from the median.	T _{RX} -EYE-MEDIA N-to-MAX-JITTER	_	_	0.3	UI	Jitter is defined as the measurement variation of the crossing points ($V_{RX-DIFFp-p}=0$ V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2, 3, and 4.

Notes:

- 1. No test load is necessarily associated with this value.
- 2. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 46 must be used as the RX device when taking measurements. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- 3. A T_{RX-EYE} = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the transmitter and interconnect collected any 250 consecutive UIs. The T_{RX-EYE-MEDIAN-to-MAX-JITTER} specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250 consecutive TX UIs. It must be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.
- 4. It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated data.



Serial RapidIO (SRIO)

2.10.4 Compliance Test and Measurement Load

The AC timing and voltage parameters must be verified at the measurement point. The package pins of the device must be connected to the test/measurement load within 0.2 inches of that load, as shown in the following figure.

NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from D+ and D- not being exactly matched in length at the package pin boundary. If the vendor does not explicitly state where the measurement point is located, the measurement point is assumed to be the D+ and D- package pins.




Figure 46. Compliance Test/Measurement Load

2.11 Serial RapidIO (SRIO)

This section describes the DC and AC electrical specifications for the Serial RapidIO interface of the MPC8569E, for the LP-serial physical layer. The electrical specifications cover both single- and multiple-lane links. Two transmitters (short and long run) and a single receiver are specified for each of three baud rates, 1.25, 2.50, and 3.125 GBaud.

Two transmitter specifications allow for solutions ranging from simple board-to-board interconnect to driving two connectors across a backplane. A single receiver specification is given that will accept signals from both the short- and long-run transmitter specifications.

The short-run transmitter must be used mainly for chip-to-chip connections on either the same printed-circuit board or across a single connector. This covers the case where connections are made to a mezzanine (daughter) card. The minimum swings of the short-run specification reduce the overall power used by the transceivers.

The long-run transmitter specifications use larger voltage swings that are capable of driving signals across backplanes. This allows a user to drive signals across two connectors and a backplane. The specifications allow a distance of at least 50 cm at all baud rates.

All unit intervals are specified with a tolerance of ± 100 ppm. The worst case frequency difference between any transmit and receive clock is 200 ppm.

To ensure interoperability between drivers and receivers of different vendors and technologies, AC-coupling at the receiver input must be used. Signal Definitions

2.11.1 Signal Definitions

This section defines terms used in the description and specification of differential signals used by the LP-Serial links. Figure 47 shows how the signals are defined. The figures show waveforms for either a transmitter output (TD and $\overline{\text{TD}}$) or a receiver input

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



(RD and \overline{RD}). Each signal swings between A volts and B volts where A > B. Using these waveforms, the definitions are as follows:

- 1. The transmitter output signals and the receiver input signals TD, $\overline{\text{TD}}$, RD, and $\overline{\text{RD}}$ each have a peak-to-peak swing of A B volts
- 2. The differential output signal of the transmitter, V_{OD} , is defined as $V_{TD} V_{\overline{TD}}$
- 3. The differential input signal of the receiver, V_{ID} , is defined as $V_{RD} V_{\overline{RD}}$
- 4. The differential output signal of the transmitter and the differential input signal of the receiver each range from A B to -(A B) volts
- 5. The peak value of the differential transmitter output signal and the differential receiver input signal is A B volts
- 6. The peak-to-peak value of the differential transmitter output signal and the differential receiver input signal is $2 \times (A B)$ volts




Figure 47. Differential Peak-Peak Voltage of Transmitter or Receiver

To illustrate these definitions using real values, consider the case of a CML (current mode logic) transmitter that has a common mode voltage of 2.25 V and each of its outputs, TD and $\overline{\text{TD}}$, has a swing that goes between 2.5 and 2.0 V. Using these values, the peak-to-peak voltage swing of the signals TD and $\overline{\text{TD}}$ is 500 mV p-p. The differential output signal ranges between 500 and -500 mV. The peak differential voltage is 500 mV. The peak-to-peak differential voltage is 1000 mV p-p.

2.11.2 Equalization

With the use of high speed serial links, the interconnect media will cause degradation of the signal at the receiver. Effects such as inter-symbol interference (ISI) or data dependent jitter are produced. This loss can be large enough to degrade the eye opening at the receiver beyond what is allowed in the specification. To negate a portion of these effects, equalization can be used. The most common equalization techniques that can be used are:

- Pre-emphasis on the transmitter
- A passive high pass filter network placed at the receiver. This is often referred to as passive equalization.
- The use of active circuits in the receiver. This is often referred to as adaptive equalization.



Serial RapidIO (SRIO)

2.11.3 DC Requirements for Serial RapidIO

This section explains the DC requirements for the Serial RapidIO interface.

2.11.3.1 DC Requirements for Serial RapidIO SD_REF_CLK and SD_REF_CLK

The characteristics and DC requirements of the separate SerDes reference clocks of the SRIO interface are described in Section 2.9.2.3, "DC Level Requirement for SerDes Reference Clocks."

2.11.3.2 DC Serial RapidIO Timing Transmitter Specifications

The LP-serial transmitter electrical and timing specifications are given in the following sections.

The differential return loss, S11, of the transmitter in each case are better than the following:

- $-10 \text{ dB for (Baud Frequency)} \div 10 < \text{Freq(f)} < 625 \text{ MHz}$
- $-10 \text{ dB} + 10 \log(f \div 625 \text{ MHz}) \text{ dB for } 625 \text{ MHz} \le \text{Freq}(f) \le \text{Baud Frequency}$

The reference impedance for the differential return loss measurements is $100-\Omega$ resistive. Differential return loss includes contributions from on-chip circuitry, chip packaging, and any off-chip components related to the driver. The output impedance requirement applies to all valid output levels.

It is recommended that the 20%–80% rise/fall time of the transmitter, as measured at the transmitter output, in each case have a minimum value 60 ps.

It is recommended that the timing skew at the output of an LP-serial transmitter between the two signals that comprise a differential pair not exceed 25 ps at 1.25 GB, 20 ps at 2.50 GB, and 15 ps at 3.125 GB.

The following table defines the serial RapidIO transmitter DC specifications.

Table 53. SRIO Transmitter DC Timing Specifications—1.25, 2.5, and 3.125 GBauds

At recommended operating conditions with XV_{DD} = 1.0 V \pm 3%. and 1.1 V \pm 3%

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Output voltage	V _O	-0.40	_	2.30	V	1
Long-run differential output voltage V _{DIFFPP}		800	_	1600	mV p-p	_
Short-run differential output voltage	V _{DIFFPP}	500	_	1000	mV p-p	_

Note:

2.11.3.3 DC Serial RapidIO Receiver Specifications

The LP-serial receiver electrical and timing specifications are given in the following sections.

Receiver input impedance shall result in a differential return loss better that 10 dB and a common mode return loss better than 6 dB from 100 MHz to $(0.8) \times$ (baud frequency). This includes contributions from on-chip circuitry, the chip package, and any off-chip components related to the receiver. AC coupling components are included in this requirement. The reference impedance for return loss measurements is $100-\Omega$ resistive for differential return loss and $25-\Omega$ resistive for common mode.

^{1.} Voltage relative to COMMON of either signal comprising a differential pair.



The following table defines the serial RapidIO receiver DC specifications.

Table 54. SRIO Receiver DC Timing Specifications—1.25 GBaud, 2.5 GBaud, 3.125 GBaud

At recommended operating conditions with ScoreVDD = 1.0 V \pm 3%. and 1.1 V \pm 3%.

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Differential input voltage	V_{IN}	200		1600	mV p-p	1

Note:

2.11.4 AC Requirements for Serial RapidIO

This section explains the AC requirements for the Serial RapidIO interface.

2.11.4.1 AC Requirements for Serial RapidIO SD_REF_CLK and SD_REF_CLK

Note that the Serial RapidIO clock requirements for SDn_REF_CLK and $\overline{SDn_REF_CLK}$ are intended to be used within the clocking guidelines specified by Section 2.9.2.4, "AC Requirements for SerDes Reference Clocks."

^{1.} Measured at receiver



Serial RapidIO (SRIO)

2.11.4.2 AC Requirements for Serial RapidIO Transmitter

The following table defines the transmitter AC specifications for the Serial RapidIO. The AC timing specifications do not include RefClk jitter

Table 55. SRIO Transmitter AC Timing Specifications

At recommended operating conditions with XV_{DD} = 1.0 V \pm 3%. and 1.1 V \pm 3%

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Deterministic jitter	J_{D}	_	_	0.17	UI p-p	_
Total jitter	J _T	_	_	0.35	UI p-p	_
Unit Interval: 1.25 GBaud	UI	800 – 100ppm	800	800 + 100ppm	ps	_
Unit Interval: 2.5 GBaud	UI	400 – 100ppm	400	400 + 100ppm	ps	_
Unit Interval: 3.125 GBaud	UI	320 – 100ppm	320	320 + 100ppm	ps	_

The following table defines the receiver AC specifications for Serial RapidIO. The AC timing specifications do not include RefClk jitter.

Table 56. SRIO Receiver AC Timing Specifications

At recommended operating conditions with ScoreVDD = 1.0 V \pm 3%. and 1.1 V \pm 3%.

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Deterministic jitter tolerance	J_D	0.37	_	_	UI p-p	1, 3
Combined deterministic and random jitter tolerance	J_{DR}	0.55	_	_	UI p-p	1, 3
Total jitter tolerance ²	J _T	0.65	_	_	UI p-p	1, 3
Bit error rate	BER	_	_	10 ⁻¹²	_	_
Unit Interval: 1.25 GBaud	UI	800 – 100ppm	800	800 + 100ppm	ps	_
Unit Interval: 2.5 GBaud	UI	400 – 100ppm	400	400 + 100ppm	ps	_
Unit Interval: 3.125 GBaud	UI	320 – 100ppm	320	320 + 100ppm	ps	_

Notes:

- 1. Measured at receiver
- 2. Total jitter is composed of three components: deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 48. The sinusoidal jitter component is included to ensure margin for low-frequency jitter, wander, noise, crosstalk, and other variable system effects.
- 3. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing






Figure 48. Single Frequency Sinusoidal Jitter Limits

2.12 I²C

This section describes the DC and AC electrical characteristics for the I²C interfaces of the MPC8569E.

2.12.1 I²C DC Electrical Characteristics

The following table provides the DC electrical characteristics for the I²C interface.

Table 57. I²C DC Electrical Characteristics

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Output low voltage (OV _{DD} = min, I _{OL} = 2 mA)	V_{OL}	0	0.4	V	2



I²C

Table 57. I²C DC Electrical Characteristics (continued)

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Pulse width of spikes that must be suppressed by the input filter	t _{I2KHKL}	0	50	ns	3
Input current each I/O pin (input voltage is between $0.1 \times \text{OV}_{\text{DD}}$ and $0.9 \times \text{OV}_{\text{DD}}$ (max))	I _I	-10	10	μА	4
Capacitance for each I/O pin	C _I	_	10	pF	_

Notes:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. Output voltage (open drain or open collector) condition = 3 mA sink current.
- 3. See the MPC8569E PowerQUICC III Integrated Processor Family Reference Manual for information about the digital filter used.
- 4. I/O pins obstruct the SDA and SCL lines if ${
 m OV}_{
 m DD}$ is switched off.

2.12.2 I²C AC Electrical Specifications

The following table provides the AC timing parameters for the I²C interface.

Table 58. I²C AC Timing Specifications

At recommended operating conditions with OV_{DD} of 3.3 V \pm 5%

Parameter	Symbol ¹	Min	Max	Unit	Notes
SCL clock frequency	f _{I2C}	0	400	kHz	2
Low period of the SCL clock	t _{I2CL}	1.3	_	μS	
High period of the SCL clock	t _{I2CH}	0.6	_	μS	_
Setup time for a repeated START condition	t _{l2SVKH}	0.6	_	μS	_
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t _{I2SXKL}	0.6	_	μS	_
Data setup time	t _{I2DVKH}	100	_	ns	
Data input hold time: CBUS compatible masters I ² C bus devices	t _{I2DXKL}	<u> </u>		μS	3
Data output delay time	t _{I2OVKL}	_	0.9	μS	4
Setup time for STOP condition	t _{I2PVKH}	0.6	_	μS	_
Bus free time between a STOP and START condition	t _{I2KHDX}	1.3	_	μS	_



Table 58. I²C AC Timing Specifications (continued)

At recommended operating conditions with OV_{DD} of 3.3 V \pm 5%

Parameter	Symbol ¹	Min	Max	Unit	Notes
Noise margin at the LOW level for each connected device (including hysteresis)	V _{NL}	$0.1 \times OV_{DD}$	_	V	_
Noise margin at the HIGH level for each connected device (including hysteresis)	V _{NH}	$0.2 \times \text{OV}_{\text{DD}}$		V	_
Capacitive load for each bus line	Cb	_	400	pF	_

Notes:

- 1. The symbols used for timing specifications herein follow the pattern t_{(first two letters of functional block)(signal)(state)} for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t_{I2DVKH} symbolizes I²C timing (I2) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{I2C} clock reference (K) going to the high (H) state or setup time. Also, t_{I2SXKL} symbolizes I²C timing (I2) for the time that the data with respect to the START condition (S) went invalid (X) relative to the t_{I2C} clock reference (K) going to the low (L) state or hold time. Also, t_{I2PVKH} symbolizes I²C timing (I2) for the time that the data with respect to the STOP condition (P) reaches the valid state (V) relative to the t_{I2C} clock reference (K) going to the high (H) state or setup time.
- 2. The requirements for I²C frequency calculation must be followed. See Freescale application note AN2919, "Determining the I2C Frequency Divider Ratio for SCL."
- 3. As a transmitter, the MPC8659E provides a delay time of at least 300 ns for the SDA signal (referred to as the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of a START or STOP condition. When the MPC8569E acts as the I²C bus master while transmitting, it drives both SCL and SDA. As long as the load on SCL and SDA are balanced, the MPC8569E does not generate an unintended START or STOP condition. Therefore, the 300 ns SDA output delay time is not a concern. If under some rare condition, the 300 ns SDA output delay time is required for the MPC8569E as transmitter, application note AN2919, referred to in note 4 below, is recommended.
- 4. The maximum t_{I2OVKL} must be met only if the device does not stretch the LOW period (t_{I2CL}) of the SCL signal.

The following figure provides the AC test load for the I²C.




Figure 49. I²C AC Test Load

The following figure shows the AC timing diagram for the I²C bus.




Figure 50. I²C Bus AC Timing Diagram



GPIO

2.13 **GPIO**

This section describes the DC and AC electrical characteristics for the GPIO interface.

2.13.1 GPIO DC Electrical Characteristics

The following table provides the DC electrical characteristics for the GPIO interface when operating from a 3.3 V supply

Table 59. GPIO DC Electrical Characteristics (3.3 V)

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (OV _{IN} = 0 V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = min, $I_{OH} = -2 \text{ mA}$)	V _{OH}	2.4	_	V	_
Output low voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the min and max OV_{IN} respective values found in Table 3.
- 2. The symbol OV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

2.13.2 GPIO AC Timing Specifications

The following table provides the GPIO input and output AC timing specifications.

Table 60. GPIO Input AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Unit	Notes
GPIO inputs—minimum pulse width	t _{PIWID}	20	ns	1

Notes:

1. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs must be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least t_{PIWID} to ensure proper operation.

The following figure provides the AC test load for the GPIO.




Figure 51. GPIO AC Test Load



JTAG Controller 2.14

This section describes the DC and AC electrical specifications for the IEEE 1149.1 (JTAG) interface.

2.14.1 JTAG DC Electrical Characteristics

The following table provides the JTAG DC electrical characteristics.

Table 61. JTAG DC Electrical Characteristics

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (OV _{IN} = 0 V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.4	_	V	_
Output low voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL}and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. The symbol OV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

JTAG AC Timing Specifications 2.14.2

The following table provides the JTAG AC timing specifications as defined in Figure 52 through Figure 55.

Table 62. JTAG AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol ¹	Min	Max	Unit	Notes
JTAG external clock frequency of operation	$f_{ m JTG}$	0	33.3	MHz	_
JTAG external clock cycle time	t _{JTG}	30	_	ns	_
JTAG external clock pulse width measured at 1.4 V	t _{JTKHKL}	15	_	ns	_
JTAG external clock rise and fall times	t _{JTGR} /t _{JTGF}	0	2	ns	4
TRST assert time	t _{TRST}	25	_	ns	2
Input setup times	t _{JTDVKH}	4	_	ns	_

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2 Freescale Semiconductor 99



JTAG Controller

Table 62. JTAG AC Timing Specifications (continued)

For recommended operating conditions, see Table 3

Parameter	Symbol ¹	Min	Max	Unit	Notes
Input hold times	t _{JTDXKH}	10	_	ns	_
Output valid times: Boundary-scan data TDC			15 10	ns	3
Output hold times	t _{JTKLDX}	0	_	ns	3

Notes:

- 1. The symbols used for timing specifications follow the pattern $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{JTDVKH} symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{JTG} clock reference (K) going to the high (H) state or setup time. Also, t_{JTDXKH} symbolizes JTAG timing (JT) with respect to the time data input signals (D) reaching the invalid state (X) relative to the t_{JTG} clock reference (K) going to the high (H) state. Note that in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 2. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 3. All outputs are measured from the midpoint voltage of the falling edge of t_{TCLK} to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load. Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
- 4. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing

The following figure provides the AC test load for TDO and the boundary-scan outputs of the device.




Figure 52. AC Test Load for the JTAG Interface

The following figure provides the JTAG clock input timing diagram.




Figure 53. JTAG Clock Input Timing Diagram

The following figure provides the TRST timing diagram.




Figure 54. TRST Timing Diagram

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



The following figure provides the boundary-scan timing diagram.




Figure 55. Boundary-Scan Timing Diagram

2.15 Enhanced Local Bus Controller

This section describes the DC and AC electrical specifications for the enhanced local bus interface of the MPC8569E.

2.15.1 Enhanced Local Bus DC Electrical Characteristics

The following table provides the DC electrical characteristics for the enhanced local bus interface when operating at $BV_{DD} = 3.3 \text{ V DC}$.

Table 63. Enhanced Local Bus DC Electrical Characteristics (3.3 V DC)

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2	_	٧	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (V _{IN} = 0 V or V _{IN} = BV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (BV _{DD} = min, $I_{OH} = -2 \text{ mA}$)	V _{OH}	2.4	_	V	_
Output low voltage (BV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL}and max V_{IH} values are based on the respective min and max BV_{IN} values found in Table 3
- 2. The symbol V_{IN} , in this case, represents the BV_{IN} symbol referenced in Section 2.1.1.1, "Recommended Operating Conditions."

Freescale Semiconductor

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Enhanced Local Bus Controller

The following table provides the DC electrical characteristics for the enhanced local bus interface when operating at $BV_{DD} = 2.5 \text{ V DC}$.

Table 64. Enhanced Local Bus DC Electrical Characteristics (2.5 V DC)

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.70	_	٧	1
Input low voltage	V _{IL}	_	0.7	V	1
Input current (V _{IN} = 0 V or V _{IN} = BV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (BV _{DD} = min, $I_{OH} = -1 \text{ mA}$)	V _{OH}	2.0	_	V	_
Output low voltage (BV _{DD} = min, I _{OL} = 1 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL}and max V_{IH} values are based on the respective min and max BV_{IN} values found in Table 3
- 2. The symbol V_{IN} , in this case, represents the BV_{IN} symbol referenced in Section 2.1.1.1, "Recommended Operating Conditions."

The following table provides the DC electrical characteristics for the enhanced local bus interface when operating at $BV_{DD} = 1.8 \text{ V DC}$.

Table 65. Enhanced Local Bus DC Electrical Characteristics (1.8 V DC)

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	1.25	_	V	1
Input low voltage	V _{IL}	_	0.6	٧	1
Input current (V _{IN} = 0 V or V _{IN} = BV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (BV _{DD} = min, $I_{OH} = -0.5 \text{ mA}$)	V _{OH}	1.35	_	V	_
Output low voltage (BV _{DD} = min, I _{OL} = 0.5 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max BV_{IN} values found in Table 3
- 2. The symbol V_{IN} , in this case, represents the BV_{IN} symbol referenced in Section 2.1.1.1, "Recommended Operating Conditions."

2.15.2 Enhanced Local Bus AC Electrical Specifications

This section describes the AC timing specifications for the enhanced local bus interface.

2.15.2.1 Test Condition

The following figure provides the AC test load for the enhanced local bus.




Figure 56. Enhanced Local Bus AC Test Load

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



2.15.2.2 **Enhanced Local Bus AC Timing Specifications for PLL Enable Mode**

For PLL enable mode, all timings are relative to the rising edge of LSYNC_IN.

The following table describes the timing specifications of the enhanced local bus interface at $BV_{DD} = 3.3 \text{ V}$, 2.5 V and 1.8 V for PLL enable mode.

Table 66. Enhanced Local Bus Timing Specifications (BV_{DD} = 3.3 V 2.5 V and 1.8 V) —PLL Enabled Mode For recommended operating conditions, see Table 3

Parameter	Symbol ¹	Min	Max	Unit	Notes
Enhanced local bus cycle time	t _{LBK}	7.5	12	ns	
Enhanced local bus duty cycle	t _{LBKH} /t _{LBK}	45	55	%	5
LCLK[n] skew to LCLK[m] or LSYNC_OUT	t _{LBKSKEW}	_	680	ps	2
Input setup	t _{LBIVKH}	2	_	ns	_
Input hold	t _{LBIXKH}	1.0	-	ns	_
Output delay (Except LALE)	t _{LBKHOV}	_	3.8	ns	_
Output hold (Except LALE)	t _{LBKHOX}	0.6	_	ns	_
Enhanced local bus clock to output high impedance for LAD/LDP	t _{LBKHOZ}	_	3.8	ns	3
LALE output negation to LAD/LDP output transition (LATCH hold time)	t _{LBONOT}	1 - 0.475 ns (LBCR[AHD]=0) ½ - 0.475 ns (LBCR[AHD] = 1)	_	eLBC controller clock cycle (= 1 platform clock cycle in ns)	4

Notes:

- 1. All signals are measured from $BV_{DD}/2$ of the rising edge of LSYNC_IN to $BV_{DD}/2$ of the signal in question.
- 2. Skew measured between different LCLK signals at BV_{DD}/2.
- 3. For purposes of active/float timing measurements, the high impedance or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. t_{LBONOT} is a measurement of the minimum time between the negation of LALE and any change in LAD. t_{LBONOT} is determined by LBCR[AHD]. The unit is the eLBC controller clock cycle. The eLBC controller clock refers to the internal clock that runs the local bus controller, not the external LCLK. LCLK cycle = eLBC controller clock cycle × LCRR[CLKDIV]. After power on reset, LBCR[AHD] defaults to 0 and eLBC runs at maximum hold time.
- 5. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2 Freescale Semiconductor 103



Enhanced Local Bus Controller

The following figure shows the AC timing diagram for PLL-enabled mode.




Figure 57. Local Bus AC Timing Diagram (PLL Enabled)


The above figure applies to all three controllers that eLBC supports: GPCM, UPM and FCM.

For input signals, the AC timing data is used directly for all three controllers.



For output signals, each type of controller provides its own unique method to control the signal timing. The final signal delay value for output signals is the programmed delay plus the AC timing delay. For example, for GPCM, LCS can be programmed to delay by t_{acs} (0, $\frac{1}{4}$, $\frac{1}{2}$, 1, 1 + $\frac{1}{4}$, 1 + $\frac{1}{2}$, 2, 3 cycles), so the final delay is $t_{acs} + t_{LBKHOV}$.

The following figure shows how the AC timing diagram applies to GPCM. The same principle applies to UPM and FCM.



 t_{addr} is programmable and determined by LCRR[EADC] and ORx[EAD].

Figure 58. GPCM Output Timing Diagram (PLL Enabled)

2.15.2.3 **Enhanced Local Bus AC Timing Specifications for PLL Bypass Mode**

All output signal timings are relative to the falling edge of any LCLKs for PLL bypass mode. The external circuit must use the rising edge of the LCLKs to latch the data.

All input timings except LUPWAIT/LFRB are relative to the rising edge of LCLKs. LUPWAIT/LFRB are relative to the falling edge of LCLKs.

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2 105 Freescale Semiconductor

 $t_{arcs}, t_{awcs}, t_{aoe}, t_{rc}, t_{oen}, t_{awe}, t_{wc}, t_{wen}$ are determined by ORx. Refer to reference manual.



Enhanced Local Bus Controller

The following table describes the timing specifications of the enhanced local bus interface at $BV_{DD} = 3.3$, 2.5, and 1.8 V DC with PLL disabled.

Table 67. Enhanced Local Bus Timing Specifications (BV_{DD} = 3.3 V, 2.5 V, and 1.8 V)—PLL Bypassed For recommended operating conditions, see Table 3

Parameter	Symbol ¹	Min	Max	Unit	Notes
Enhanced local bus cycle time	t _{LBK}	12	_	ns	_
Enhanced local bus duty cycle	t _{LBKH} /t _{LBK}	45	55	%	6
LCLK[n] skew to LCLK[m] or LSYNC_OUT	t _{LBKSKEW}	_	150	ps	2
Input setup (except LUPWAIT/LFRB)	t _{LBIVKH}	6.5	_	ns	_
Input hold (except LUPWAIT/LFRB)	t _{LBIXKH}	1	_	ns	_
Input setup (for LUPWAIT/LFRB)	t _{LBIVKL}	6.5	_	ns	_
Input hold (for LUPWAIT/LFRB)	t _{LBIXKL}	1	_	ns	_
Output delay (Except LALE)	t _{LBKLOV}	_	1.5	ns	_
Output hold (Except LALE)	t _{LBKLOX}	-3.5	_	ns	5
Enhanced local bus clock to output high impedance for LAD/LDP	t _{LBKLOZ}	_	2	ns	3
LALE output negation to LAD/LDP output transition (LATCH hold time)	[†] LBONOT	1 - 1 ns $(LBCR[AHD] = 0)$ $1/2 - 1 ns$ $(LBCR[AHD] = 1)$	_	eLBC controller clock cycle (=1 platform clock cycle in ns)	4

Notes:

- 1. All signals are measured from $BV_{DD}/2$ of rising/falling edge of LCLK to $BV_{DD}/2$ of the signal in question.
- 2. Skew measured between different LCLK signals at BV_{DD}/2.
- 3. For purposes of active/float timing measurements, the high impedance or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. t_{LBONOT} is a measurement of the minimum time between the negation of LALE and any change in LAD. t_{LBONOT} is determined by LBCR[AHD]. The unit is the eLBC controller clock cycle, which is the internal clock that runs the local bus controller, not the external LCLK. LCLK cycle = eLBC controller clock cycle × LCRR[CLKDIV]. After power on reset, LBCR[AHD] defaults to 0 and eLBC runs at maximum hold time.
- 5. Output hold is negative. This means that output transition happens earlier than the falling edge of LCLK.
- 6. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



The following figure shows the AC timing diagram for PLL bypass mode.




Figure 59. Enhanced Local Bus Signals (PLL Bypass Mode)

The above figure applies to all three controllers that eLBC supports: GPCM, UPM, and FCM.


For input signals, the AC timing data is used directly for all three controllers.

For output signals, each type of controller provides its own unique method to control the signal timing. The final signal delay value for output signals is the programmed delay plus the AC timing delay. For example, for GPCM, LCS can be programmed to delay by t_{acs} (0, $\frac{1}{4}$, $\frac{1}{4}$, 1, 1 + $\frac{1}{4}$, 1 + $\frac{1}{2}$, 2, 3 cycles), so the final delay is t_{acs} + t_{LBKHOV} .



Enhanced Secure Digital Host Controller (eSDHC)

The following figure shows how the AC timing diagram applies to GPCM in PLL bypass mode. The same principle applies to UPM and FCM.



 $^{^{1}}$ t_{addr} is programmable and determined by LCRR[EADC] and ORx[EAD].

Figure 60. GPCM Output Timing Diagram (PLL Bypass Mode)

2.16 Enhanced Secure Digital Host Controller (eSDHC)

This section describes the DC and AC electrical specifications for the eSDHC interface of the MPC8569E.

2.16.1 eSDHC DC Electrical Characteristics

The following table provides the DC electrical characteristics for the eSDHC interface of the MPC8569E.

Table 68. eSDHC Interface DC Electrical Characteristics

At recommended operating conditions with OV_{DD} = 3.3 V

Characteristic	Symbol	Condition	Min	Max	Unit	Notes
Input high voltage	V _{IH}	_	$0.625 \times \text{OV}_{\text{DD}}$	_	V	1
Input low voltage	V _{IL}	_	_	$0.25 \times \text{OV}_{\text{DD}}$	٧	1
Output high voltage	V _{OH}	I _{OH} = −100 μA at OV _{DD} min	$0.75 \times \text{OV}_{\text{DD}}$	_	V	_
Output low voltage	V _{OL}	I _{OL} = 100 μA at OV _{DD} min	_	0.125 × OV _{DD}	V	_

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2

² t_{arcs}, t_{awcs}, t_{aoe}, t_{rc}, t_{oen}, t_{awe}, t_{wc}, t_{wen} are determined by ORx. Refer to the MPC8569E reference manual.



Table 68. eSDHC Interface DC Electrical Characteristics (continued)

At recommended operating conditions with $OV_{DD} = 3.3 \text{ V}$

Characteristic	Symbol	Condition	Min	Max	Unit	Notes
Output high voltage	V _{OH}	I _{OH} = -100 μA	OV _{DD} - 0.2	_	V	2
Output low voltage	V _{OL}	I _{OL} = 2 mA	_	0.3	V	2
Input/output leakage current	I _{IN} /I _{OZ}	_	-10	10	μΑ	_

Note:

- 1. The min V_{IL}and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. Open drain mode for MMC cards only.

2.16.2 eSDHC AC Timing Specifications

The following table provides the eSDHC AC timing specifications as defined in Figure 61 and Figure 62.

Table 69. eSDHC AC Timing Specifications

At recommended operating conditions with OV_{DD} = 3.3 V

Parameter	Symbol ¹	Min	Max	Unit	Notes
SD_CLK clock frequency: SD/SDIO full speed/high speed mode MMC full speed/high speed mode	f _{SHSCK}	0	25/50 20/52	MHz	2, 4
SD_CLK clock low time—High speed/Full speed mode	t _{SHSCKL}	7/10	_	ns	4
SD_CLK clock high time—High speed/Full speed mode	t _{SHSCKH}	7/10	_	ns	4
SD_CLK clock rise and fall times	t _{SHSCKR/} t _{SHSCKF}	_	3	ns	4, 5
Input setup times: SD_CMD, SD_DATx, SD_CD to SD_CLK	t _{SHSIVKH}	3.7	_	ns	3, 4, 6
Input hold times: SD_CMD, SD_DATx, SD_CD to SD_CLK	t _{SHSIXKH}	2.5	_	ns	4, 6
Output delay time: SD_CLK to SD_CMD, SD_DATx valid	t _{SHSKHOV}	-3	3	ns	4, 6

Notes:

- 1. The symbols used for timing specifications follow the pattern t_{(first three letters of functional block)(signal)(state)} for inputs and t_(first three letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t_{FHSKHOV} symbolizes eSDHC high speed mode device timing (SHS) clock reference (K) going to the high (H) state, with respect to the output (O) reaching the invalid state (X) or output hold time. Note that in general, the clock reference symbol representation is based on five letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- 2. In full speed mode, clock frequency value can be 0–25 MHz for a SD/SDIO card and 0–20 MHz for a MMC card. In high speed mode, clock frequency value can be 0–50 MHz for a SD/SDIO card and 0–52 MHz for a MMC card.
- 3. To satisfy setup timing, one way board routing delay between Host and Card, on SD_CLK, SD_CMD and SD_DATx should not exceed 0.65ns.
- 4. Ccard \leq 10 pF, (1 card) and C_L = C_{BUS} + C_{HOST} + C_{CARD} \leq 40 pF.
- 5. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.
- 6. The parameter values apply to both full speed and high speed modes.



Timers

The following figure provides the eSDHC clock input timing diagram.




Figure 61. eSDHC Clock Input Timing Diagram

The following figure provides the data and command input/output timing diagram.




Figure 62. eSDHC Data and Command Input/Output Timing Diagram Referenced to Clock

2.17 Timers

This section describes the DC and AC electrical specifications for the timers of the MPC8569E.

2.17.1 Timers DC Electrical Characteristics

The following table provides the timers DC electrical characteristics.

Table 70. Timers DC Electrical Characteristics

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (OVIN = 0 V or OVIN = OVDD)	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.4	_	V	_
Output low voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. The symbol ${\rm OV}_{\rm IN}$ represents the input voltage of the supply. It is referenced in Table 3.

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



2.17.2 Timers AC Timing Specifications

The following table provides the timers input and output AC timing specifications.

Table 71. Timers Input AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Тур	Unit	Notes
Timers inputs—minimum pulse width	t _{TIWID}	20	ns	1, 2

Notes:

- 1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.
- 2. Timers inputs and outputs are asynchronous to any visible clock. Timers outputs must be synchronized before use by any external synchronous logic. Timers inputs are required to be valid for at least t_{TIWID} ns to ensure proper operation.

The following figure provides the AC test load for the timers.




Figure 63. Timers AC Test Load

2.18 Programmable Interrupt Controller (PIC)

This section describes the DC and AC electrical specifications for the PIC of the MPC8569E.

2.18.1 PIC DC Electrical Characteristics

The following table provides the DC electrical characteristics for the external interrupt pins $\overline{IRQ}[0:6]$, $\overline{IRQ}[8:11]$ and \overline{IRQ}_{OUT} of the PIC, as well as the port interrupts of the QUICC Engine block.

Table 72. PIC DC Electrical Characteristics

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V_{IL}	_	0.8	V	1
Input current (OV _{IN} = 0 V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.4	_	V	_
Output low voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V	_

Note

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. The symbol OV_{IN} represents the input voltage of the supply. It is referenced in Table 3.



SPI Interface

2.18.2 PIC AC Timing Specifications

The following table provides the PIC input and output AC timing specifications.

Table 73. PIC Input AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
PIC inputs—minimum pulse width	t _{PIWID}	3		SYSCLK	1

Note:

1. PIC inputs and outputs are asynchronous to any visible clock. PIC outputs must be synchronized before use by any external synchronous logic. PIC inputs are required to be valid for at least t_{PIWID} ns to ensure proper operation when working in edge-triggered mode.

2.19 SPI Interface

This section describes the SPI DC and AC electrical specifications of the MPC8569E.

2.19.1 SPI DC Electrical Characteristics

The following table provides the SPI DC electrical characteristics.

Table 74. SPI DC Electrical Characteristics

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2.0	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (OV _{IN} = 0 V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = min, $I_{OH} = -2 \text{ mA}$)	V _{OH}	2.4	_	V	_
Output low voltage (OV _{DD} = min, I _{OH} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL}and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. The symbol OV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

2.19.2 SPI AC Timing Specifications

The following table and provide the SPI input and output AC timing specifications.

Table 75. SPI AC Timing Specifications

For recommended operating conditions, see Table 3

Parameter	Symbol ¹	Min	Max	Unit	Note
SPI outputs valid—Master mode (internal clock) delay	t _{NIKHOV}	_	6	ns	2
SPI outputs hold—Master mode (internal clock) delay	t _{NIKHOX}	0.5	_	ns	2
SPI outputs valid—Slave mode (external clock) delay	t _{NEKHOV}	_	9	ns	2
SPI outputs hold—Slave mode (external clock) delay	t _{NEKHOX}	2	_	ns	2



Table 75. SPI AC Timing Specifications (continued)

For recommended operating conditions, see Table 3

Parameter	Symbol ¹	Min	Max	Unit	Note
SPI inputs—Master mode (internal clock) input setup time	t _{NIIVKH}	4	_	ns	_
SPI inputs—Master mode (internal clock) input hold time	t _{NIIXKH}	0	_	ns	_
SPI inputs—Slave mode (external clock) input setup time	t _{NEIVKH}	4	_	ns	_
SPI inputs—Slave mode (external clock) input hold time	t _{NEIXKH}	2	_	ns	_

Note:

- The symbols used for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{NIKHOX} symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).
- Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

The following figure provides the AC test load for the SPI.





Figure 64. SPI AC Test Load

Figure 65 and Figure 66 represent the AC timing from Table 75. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

The following figure shows the SPI timing in slave mode (external clock).



Note: The clock edge is selectable on SPI.

Figure 65. SPI AC Timing in Slave Mode (External Clock) Diagram



TDM/SI

The following figure shows the SPI timing in master mode (internal clock).




Figure 66. SPI AC Timing in Master Mode (Internal Clock) Diagram

2.20 TDM/SI

This section describes the DC and AC electrical specifications for the time-division-multiplexed and serial interface of the MPC8569E.

2.20.1 TDM/SI DC Electrical Characteristics

The following table provides the DC electrical characteristics for the MPC8569E TDM/SI.

Table 76. TDM/SI DC Electrical Characteristics

Characteristic	Symbol	Min	Max	Unit	Notes
Output high voltage (OV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.4	_	V	_
Output low voltage (OV _{DD} = min, I _{OH} = 2 mA)	V _{OL}	_	0.4	V	_
Input high voltage	V _{IH}	2.0	OV _{DD} + 0.3	V	_
Input low voltage	V _{IL}	-0.3	0.8	V	_
Input current (0 V \leq V _{IN} \leq OV _{DD})	I _{IN}	_	±40	μΑ	1

Note:

2.20.2 TDM/SI AC Timing Specifications

The following table provides the TDM/SI input and output AC timing specifications.

NOTE: Rise/Fall Time on QE Input Pins

The rise / fall time on QE input pins should not exceed 5ns. This must be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of Vcc; fall time refers to transitions from 90% to 10% of Vcc.

^{1.} The symbol V_{IN}, in this case, represents the OV_{IN} referenced in Table 2 and Table 3.



Table 77.	TDM/SI	AC Timing	Specifications ¹
-----------	--------	------------------	-----------------------------

Characteristic	Symbol ²	Min	Max	Unit
TDM/SI outputs—External clock delay	t _{SEKHOV}	2	11	ns
TDM/SI outputs—External clock High Impedance	t _{SEKHOX}	2	10	ns
TDM/SI inputs—External clock input setup time	t _{SEIVKH}	5	_	ns
TDM/SI inputs—External clock input hold time	t _{SEIXKH}	2	_	ns

Notes:

- 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- 2. The symbols used for timing specifications follow the pattern $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{SEKHOX} symbolizes the TDM/SI outputs external timing (SE) for the time $t_{TDM/SI}$ memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).

The following figure provides the AC test load for the TDM/SI.





Figure 67. TDM/SI AC Test Load

The below figure represents the AC timing from Table 77. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge. The following figure shows the TDM/SI timing with external clock.



Note: The clock edge is selectable on TDM/SI.

Figure 68. TDM/SI AC Timing (External Clock) Diagram



USB Interface

2.21 USB Interface

This section provides the AC and DC electrical specifications for the USB interface of the MPC8569E.

2.21.1 USB DC Electrical Characteristics

The following table provides the USB DC electrical characteristics.

Table 78. USB DC Electrical Characteristics

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (OV _{IN} = 0 V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = min, $I_{OH} = -2 \text{ mA}$)	V _{OH}	2.8	_	V	_
Output low voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.3	V	_
Differential input sensitivity	V _{DI}	0.2	_	٧	3
Differential common mode range	V _{CM}	0.8	2.5	V	3

Note:

- 1. The min V_{IL} and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. The symbol OV_{IN} represents the input voltage of the supply. It is referenced in Table 3.
- 3. Applies to low/full speed

2.21.2 USB AC Electrical Specifications

The following table describes the general USB timing specifications.

Table 79. USB General Timing Parameters

For recommended operating conditions, see Table 3

Parameter	Symbol ¹	Min	Max	Unit	Notes
USB clock cycle time	tusck	20.83	_	ns	Full speed 48 MHz
USB clock cycle time	tusck	166.67	_	ns	Low speed 6 MHz
Skew between TXP and TXN	t _{USTSPN}	_	5	ns	2
Skew among RXP, RXN, and RXD	^t USRSPND	_	10	ns	Full-speed transitions, 2
Skew among RXP, RXN, and RXD	tusrpnd	1	100	ns	Low-speed transitions, 2

Notes:

- 1. The symbols used for timing specifications follow the pattern $t_{(first\ two\ letters\ of\ functional\ block)(state)(signal)}$ for receive signals and $t_{(first\ two\ letters\ of\ functional\ block)(state)(signal)}$ for transmit signals. For example, $t_{USRSPND}$ symbolizes USB timing (US) for the USB receive signals skew (RS) among RXP, RXN, and RXD (PND). Also, t_{USTSPN} symbolizes USB timing (US) for the USB transmit signals skew (TS) between TXP and TXN (PN).
- 2. Skew measurements are done at $OV_{DD}/2$ of the rising or falling edge of the signals.



The following figure provide the AC test load for the USB.




Figure 69. USB AC Test Load

2.22 UTOPIA/POS Interface

This section describes the DC and AC electrical specifications for the UTOPIA interface.

2.22.1 UTOPIA/POS DC Electrical Characteristics

The following table provides the DC electrical characteristics.

Table 80. UTOPIA/POS DC Electrical Characteristics

For recommended operating conditions, see Table 3

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage	V _{IH}	2	_	V	1
Input low voltage	V _{IL}	_	0.8	V	1
Input current (OV _{IN} = 0 V or OV _{IN} = OV _{DD})	I _{IN}	_	±40	μΑ	2
Output high voltage (OV _{DD} = min, I _{OH} = -2 mA)	V _{OH}	2.4	_	V	_
Output low voltage (OV _{DD} = min, I _{OL} = 2 mA)	V _{OL}	_	0.4	V	_

Note:

- 1. The min V_{IL}and max V_{IH} values are based on the respective min and max OV_{IN} values found in Table 3.
- 2. The symbol OV_{IN} represents the input voltage of the supply. It is referenced in Table 3.

2.22.2 UTOPIA/POS AC Timing Specifications

The following table provides the UTOPIA/POS input and output AC timing specifications.

Table 81. UTOPIA/POS AC Timing Specifications¹

Characteristic	Symbol ²	Min	Max	Unit
UTOPIA/POS outputs—Internal clock delay	tuikhov	0	8.0	ns
UTOPIA/POS outputs—External clock delay	t _{UEKHOV}	1.0	10.0	ns
UTOPIA/POS outputs—Internal clock high Impedance	t _{UIKHOX}	0	8.0	ns
UTOPIA/POS outputs—External clock high impedance	t _{UEKHOX}	1.0	10.0	ns
UTOPIA/POS inputs—Internal clock input setup time	t _{UIIVKH}	6.4	_	ns



UTOPIA/POS Interface

Table 81. UTOPIA/POS AC Timing Specifications¹ (continued)

Characteristic	Symbol ²	Min	Max	Unit
UTOPIA/POS inputs—External clock input setup time	t _{UEIVKH}	4.0	_	ns
UTOPIA/POS inputs—Internal clock input hold time	t _{UIIXKH}	0	_	ns
UTOPIA/POS inputs—External clock input hold time	t _{UEIXKH}	1.2	_	ns

Notes:

- 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- 2. The symbols used for timing specifications follow the pattern $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{UIKHOX} symbolizes the UTOPIA/POS outputs internal timing (UI) for the time t_{Utopia} memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).

The following figure provides the AC test load for the UTOPIA/POS.




Figure 70. UTOPIA/POS AC Test Load

Figure 71 and Figure 72 represent the AC timing from Table 81. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

The following figure shows the UTOPIA/POS timing with external clock.




Figure 71. UTOPIA/POS AC Timing (External Clock) Diagram



The following figure shows the UTOPIA/POS timing with internal clock.




Figure 72. UTOPIA/POS AC Timing (Internal Clock) Diagram

3 Thermal

This section describes the thermal specifications of the MPC8569E.

3.1 Thermal Characteristics

The following table provides the package thermal characteristics of the MPC8569E.

Characteristic	JEDEC Board	Symbol	Value	Unit	Notes
Junction-to-ambient Natural Convection	Single layer board (1s)	$R_{ hetaJA}$	16	°C/W	1, 2
Junction-to-ambient Natural Convection	Four layer board (2s2p)	$R_{\theta JA}$	12	°C/W	1, 2
Junction-to-ambient (at 200 ft/min)	Single layer board (1s)	$R_{\theta JA}$	12	°C/W	1, 2
Junction-to-ambient (at 200 ft/min)	Four layer board (2s2p)	$R_{\theta JA}$	9	°C/W	1, 2
Junction-to-board thermal	_	$R_{ heta JB}$	5	°C/W	3
Junction-to-case thermal	_	$R_{\theta JC}$	1.0	°C/W	4

Table 82. Package Thermal Characteristics

Notes:

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 and JESD51-6 with the board (JESD51-9) horizontal.
- 3. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 4. Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

3.2 Recommended Thermal Model

Information about Flotherm models of the package or thermal data not available in this document can be obtained from your local Freescale sales office.

Freescale Semiconductor

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Thermal Management Information

3.3 Thermal Management Information

This section provides thermal management information for the flip chip plastic ball grid array (FC-PBGA) package for air-cooled applications. Proper thermal control design is primarily dependent on the system-level design—the heat sink, airflow, and thermal interface material.

The recommended attachment method to the heat sink is illustrated in the following figure. The heat sink must be attached to the printed-circuit board with the spring force centered over the package. This spring force should not exceed 10 pounds force (45 Newtons).




Figure 73. Package Exploded Cross-Sectional View

The system board designer can choose among several types of commercially-available heat sinks to determine the appropriate one to place on the device. Ultimately, the final selection of an appropriate heat sink depends on factors such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.


3.3.1 Internal Package Conduction Resistance

For the package, the intrinsic internal conduction thermal resistance paths are as follows:

- The die junction-to-case thermal resistance
- The die junction-to-board thermal resistance



The following figure depicts the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board



(Note the internal versus external package resistance.)

Figure 74. Package with Heat Sink Mounted to a Printed-Circuit Board

The heat sink removes most of the heat from the device. Heat generated on the active side of the chip is conducted through the silicon and the heat sink attach material (or thermal interface material), and to the heat sink. The junction-to-case thermal resistance is low enough that the heat sink attach material and heat sink thermal resistance are the dominant terms.

3.3.2 Thermal Interface Materials

A thermal interface material is required at the package-to-heat sink interface to minimize the thermal contact resistance. The performance of thermal interface materials improves with increased contact pressure; this performance characteristic chart is generally provided by the thermal interface vendor. The recommended method of mounting heat sinks on the package is by means of a spring clip attachment to the printed-circuit board (see Figure 73).

The system board designer can choose among several types of commercially-available thermal interface materials.

3.3.3 Temperature Diode

The device has a temperature diode on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as On Semiconductor, NCT1008TM). These devices use the negative temperature coefficient of a diode operated at a constant current to determine the temperature of the microprocessor and its environment.

The following are the specifications of the MPC8569E on-board temperature diode:

Operating range: $10 - 230 \mu A$ Ideality factor over $13.5 - 220 \mu A$; n = 1.006 + -0.008

4 Package Description

The following section describes the detailed content and mechanical description of the package.

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



Package Parameters for the MPC8569E

4.1 Package Parameters for the MPC8569E

The following table provides the package parameters for the FC-PBGA. The package type is $29 \text{ mm} \times 29 \text{ mm}$, 783 plastic ball grid array (FC-PBGA).


Table 83. Package Parameters

Parameter	PBGA
Package outline	29 mm × 29 mm
Interconnects	783
Ball pitch	1 mm
Ball diameter (typical)	0.6 mm
Solder ball (lead-free)	96.5% Sn 3% Ag 0.5% Cu



4.2 Mechanical Dimensions of the FC-PBGA with Full Lid

The following figure shows the mechanical dimensions and bottom surface nomenclature for the MPC8569E FC-PBGA package with full lid.



Notes:

Figure 75. MPC8569E FC-PBGA Package with Full Lid

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2

¹All dimensions are in millimeters.

²Dimensions and tolerances per ASME Y14.5M-1994.

³Maximum solder ball diameter measured parallel to datum A.

⁴Datum A, the seating plane, is determined by the spherical crowns of the solder balls.

⁵Parallelism measurement shall exclude any effect of mark on top surface of package.

⁶All dimensions are symmetric across the package center lines unless dimensioned otherwise.

 $^{^{7}}$ 29.2 mm maximum package assembly (lid and laminate) x and y.



Part Numbers Fully Addressed by This Document

5 Ordering Information

Contact your local Freescale sales office or regional marketing team for ordering information.

Ordering information for the parts fully covered by this specification document is provided in Section 5.1, "Part Numbers Fully Addressed by This Document."

5.1 Part Numbers Fully Addressed by This Document

The following table shows the device nomenclature.

Table 84. Device Nomenclature

МРС	nnnn	E	С	Vx	AA	Х	G	R
Prod- uct Code ¹	Part Identifier	Security Engine	Temperature Range	Package ²	Processor Frequency ³	DDR Frequency ⁴	QE Frequency	Revision Level
MPC PPC	8569	E = included	Blank = 0° to 105°C C = -40° to 105°C	VT = FC-PBGA, Pb free, C5 spheres VJ = FC-PBGA, Pb free C4 bumps and pb free C5 spheres	AQ = 1067 MHz AU = 1333 MHz	L = 667 MHz	J = 533 MHz	Blank = Rev. 1.0 (SVR = 0x8088_0010 A = Rev. 2.0 (SVR = 0x8088_0020 B = Rev. 2.1 (SVR = 0x8088_0021
		Blank = not included						A = Rev. 2.0 (SVR = 0x8080_0020 B = Rev. 2.1 (SVR = 0x8080_0021


Notes:

- 1. MPC stands for "qualified." PPC stands for pre-production samples.
- 2. See Section 4, "Package Description," for more information on available package types.
- 3. Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by part number specifications may support other maximum core frequencies.
- 4. See Table 85 for the corresponding maximum platform frequency.
- 5. C5 spheres are used by customer to attach to pcb. C4 bumps are bumps used on die of the device to connect between die and package substrate.



5.2 Part Marking

Parts are marked as the example shown in the following figure.



FC-PBGA

Notes:

MPC8569xxxxxx is the orderable part number.

MMMMM is the mask number.

CCCCC is the country of assembly. This space is left blank if parts are assembled in the United States.

ATWLYYWW is the traceability code.

Figure 76. Part Marking for FC-PBGA Device

6 Product Documentation

The following documents are required for a complete description of the device and are needed to design properly with the part.

- MPC8569E PowerQUICC III Integrated Processor Reference Manual (document number: MPC8569ERM)
- e500 PowerPC Core Reference Manual (document number: E500CORERM)
- QUICC Engine Block Reference Manual with Protocol Interworking (document number: QEIWRM)

7 Document Revision History

The following table provides a revision history for this document.

Table 85. Document Revision History

Revision	Date	Substantive Change(s)
2	10/2013	Added footnote 5 and added new VJ package description in Table 84, "Device Nomenclature.
1	02/2012	 In Table 1, "MPC8569E Pinout Listing," updated pin U20 from Reserved to THERM1 (internal thermal diode anode) and pin U21 from Reserved to THERM0 (internal thermal diode cathode). Removed note 9 and added note 32 to pins U20 and U21. In Table 38, "SGMII Transmit AC Timing Specifications," updated min and typical values for the AC coupling capacitor parameter. In Table 48, "SD_REF_CLK and SD_REF_CLK Input Clock Requirements," removed the condition that the reference clock duty cycle should be measured at 1.6 V. Added Section 2.6.5.1, "QUICC Engine Block IEEE 1588 DC Specifications." Added Section 3.3.3, "Temperature Diode."
0	06/2011	Initial public release

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 2



How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, PowerQUICC, and QorlQ are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. QorlQ Qonverge and QUICC Engine are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2011-2013 Freescale Semiconductor, Inc.



Document Number: MPC8569EEC Rev. 2

10/2013

