

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74VCX164245FT

16-Bit Dual Supply Bus Transceiver

The TC74VCX164245FT is a dual supply, advanced high-speed CMOS 16-bit dual supply voltage interface bus transceiver fabricated with silicon gate CMOS technology.


It is also designed with over voltage tolerant inputs and outputs up to 3.6 V.

Designed for use as an interface between a 3.3-V or 2.5-V bus and a 2.5-V or 1.8-V bus in mixed 3.3-V or 2.5-V/2.5-V or 1.8-V supply systems.

The B-port interfaces with the 3.3-V or 2.5-V bus, the A-port with the 2.5-V or 1.8-V bus.

The direction of data transmission is determined by the level of the DIR input. The enable input ($\overline{OE}$) can be used to disable the device so that the buses are effectively isolated.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.



Weight: 0.25 g (typ.)


Features

- Bidirectional interface between 3.3 V and 2.5 V, 3.3 V and 1.8 V, 2.5 V and 1.8 V
- High-speed: $t_{pd} = 4.6$ ns (max) ($V_{CCB} = 3.3 \pm 0.3$ V, $V_{CCA} = 2.5 \pm 0.2$ V)
- $t_{pd} = 7.1$ ns (max) ($V_{CCB} = 3.3 \pm 0.3$ V, $V_{CCA} = 1.8 \pm 0.15$ V)
- $t_{pd} = 7.0$ ns (max) ($V_{CCB} = 2.5 \pm 0.2$ V, $V_{CCA} = 1.8 \pm 0.15$ V)
- Output current: $I_{OH}/I_{OL} = \pm 24$ mA (min) ($V_{CC} = 3.0$ V)
: $I_{OH}/I_{OL} = \pm 18$ mA (min) ($V_{CC} = 2.3$ V)
: $I_{OH}/I_{OL} = \pm 6$ mA (min) ($V_{CC} = 1.65$ V)
- Latch-up performance: ± 300 mA
- ESD performance: Machine model $> \pm 200$ V
: Human body model $> \pm 2000$ V
- Package: TSSOP (thin shrink small outline package)
- 3.6-V tolerant function and power-down protection provided on all inputs and outputs


Note 1: Do not apply a signal to any bus pins when it is in the output mode. Damage may result.

All floating (high impedance) bus pins must have their input level fixed by means of pull-up or pull-down resistors.

Pin Assignment (top view)



IEC Logic Symbol



Truth Table


Inputs		Function		Outputs
$\overline{1OE}$	1DIR	Bus 1A1-1A8	Bus 1B1-1B8	
L	L	Output	Input	A = B
L	H	Input	Output	B = A
H	X	Z		Z

Inputs		Function		Outputs
$\overline{2OE}$	2DIR	Bus 2A1-2A8	Bus 2B1-2B8	
L	L	Output	Input	A = B
L	H	Input	Output	B = A
H	X	Z		Z

X: Don't care

Z: High impedance

Block Diagram



Maximum Ratings

Characteristics	Symbol	Rating	Unit
Power supply voltage (Note 2)	V_{CCB}	−0.5 to 4.6	V
	V_{CCA}	−0.5 to V_{CCB}	
DC input voltage (DIR, $\overline{OE}$)	V_{IN}	−0.5 to 4.6	V
DC bus I/O voltage	$V_{I/OB}$	−0.5 to 4.6 (Note 3)	V
		−0.5 to $V_{CCB} + 0.5$ (Note 4)	
	$V_{I/OA}$	−0.5 to 4.6 (Note 3)	
		−0.5 to $V_{CCA} + 0.5$ (Note 4)	
Input diode current	I_{IK}	−50	mA
Output diode current	$I_{I/OK}$	±50 (Note 5)	mA
DC output current	I_{OUTB}	±50	mA
	I_{OUTA}	±50	
DC V_{CC} /ground current per supply pin	I_{CCB}	±100	mA
	I_{CCA}	±100	
Power dissipation	P_D	400	mW
Storage temperature	T_{stg}	−65 to 150	°C

Note 2: $V_{CCB} > V_{CCA}$

Don't supply a voltage to V_{CCA} terminal when V_{CCB} is in the off-state.

Note 3: OFF state

Note 4: High or low state. I_{OUT} absolute maximum rating must be observed.

Note 5: $V_{OUT} < GND$, $V_{OUT} > V_{CC}$

Recommended Operating Range

Characteristics	Symbol	Rating	Unit
Power supply voltage	V_{CCB}	2.3 to 3.6	V
	V_{CCA}	1.65 to 2.7	
Input voltage (DIR, $\overline{OE}$)	V_{IN}	0 to 3.6	V
Bus I/O voltage	V_{IOB}	0 to 3.6 (Note 6)	V
		0 to V_{CCB} (Note 7)	
	V_{IOA}	0 to 3.6 (Note 6)	
		0 to V_{CCA} (Note 7)	
Output current	I_{OUTB}	± 24 (Note 8)	mA
		± 18 (Note 9)	
	I_{OUTA}	± 18 (Note 10)	
		± 6 (Note 11)	
Operating temperature	T_{opr}	-40 to 85	°C
Input rise and fall time	dt/dv	0 to 10 (Note 12)	ns/V

Note 6: Output in OFF state

Note 7: High or low state

 Note 8: $V_{CCB} = 3.0$ to 3.6 V

 Note 9: $V_{CCA} = 2.3$ to 2.7 V

 Note 10: $V_{CCA} = 2.3$ to 2.7 V

 Note 11: $V_{CCA} = 1.65$ to 1.95 V

 Note 12: $V_{INB} = 0.8$ to 2.0 V, $V_{CCB} = 3.0$ V
 $V_{INA} = 0.7$ to 1.6 V, $V_{CCA} = 2.5$ V

Electrical Characteristics
DC Characteristics ($V_{CCB} = 3.3 \pm 0.3$ V, $V_{CCA} = 2.5 \pm 0.2$ V)

Characteristics	Symbol	Test Condition		V _{CCB} (V)	V _{CCA} (V)	Ta = −40 to 85°C		Unit
						Min	Max	
H-level input voltage	V _{IHB}	DIR, $\overline{OE}$, Bn		3.3 ± 0.3	2.5 ± 0.2	2.0	—	V
	V _{IHA}	An		3.3 ± 0.3	2.5 ± 0.2	1.6	—	
L-level input voltage	V _{ILB}	DIR, $\overline{OE}$, Bn		3.3 ± 0.3	2.5 ± 0.2	—	0.8	V
	V _{ILA}	An		3.3 ± 0.3	2.5 ± 0.2	—	0.7	
H-level output voltage	V _{OHB}	V _{IN} = V _{IH} or V _{IL}	I _{OHB} = −100 μA	3.3 ± 0.3	2.5 ± 0.2	V _{CCB} − 0.2	—	V
			I _{OHB} = −24 mA	3.0	2.5 ± 0.2	2.2	—	
	V _{OHA}		I _{OHA} = −100 μA	3.3 ± 0.3	2.5 ± 0.2	V _{CCA} − 0.2	—	
			I _{OHA} = −18 mA	3.3 ± 0.3	2.3	1.7	—	
L-level output voltage	V _{OLB}	V _{IN} = V _{IH} or V _{IL}	I _{OLB} = 100 μA	3.3 ± 0.3	2.5 ± 0.2	—	0.2	V
			I _{OLB} = 24 mA	3.0	2.5 ± 0.2	—	0.55	
	V _{OLA}		I _{OLA} = 100 μA	3.3 ± 0.3	2.5 ± 0.2	—	0.2	
			I _{OLA} = 18 mA	3.3 ± 0.3	2.3	—	0.6	
3-state output OFF state current	I _{OZB}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		3.3 ± 0.3	2.5 ± 0.2	—	±10	μA
	I _{OZA}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		3.3 ± 0.3	2.5 ± 0.2	—	±10	
Input leakage current	I _{IN}	V _{IN} (DIR, $\overline{OE}$) = 0 to 3.6 V		3.3 ± 0.3	2.5 ± 0.2	—	±5.0	μA
Power-off leakage current	I _{OFF}	V _{IN} , V _{OUT} = 0 to 3.6 V		0	0	—	10	μA
Quiescent supply current	I _{CCB}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND		3.3 ± 0.3	2.5 ± 0.2	—	20	μA
	I _{CCA}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND		3.3 ± 0.3	2.5 ± 0.2	—	20	
	I _{CCB}	V _{CCB} < (V _{IN} , V _{OUT}) ≤ 3.6 V		3.3 ± 0.3	2.5 ± 0.2	—	±20	μA
	I _{CCA}	V _{CCA} ≤ (V _{IN} , V _{OUT}) ≤ 3.6 V		3.3 ± 0.3	2.5 ± 0.2	—	±20	
	I _{CCTB}	V _{INB} = V _{CCB} − 0.6 V per input		3.3 ± 0.3	2.5 ± 0.2	—	750	μA
	I _{CCTA}	V _{INA} = V _{CCA} − 0.6 V per input		3.3 ± 0.3	2.5 ± 0.2	—	750	μA

DC Characteristics ($V_{CCB} = 3.3 \pm 0.3$ V, $V_{CCA} = 1.8 \pm 0.15$ V)

Characteristics	Symbol	Test Condition		V _{CCB} (V)	V _{CCA} (V)	Ta = −40 to 85°C		Unit
						Min	Max	
H-level input voltage	V _{IHB}	DIR, $\overline{\text{OE}}$, Bn		3.3 ± 0.3	1.8 ± 0.15	2.0	—	V
	V _{IHA}	An		3.3 ± 0.3	1.8 ± 0.15	0.65 × V _{CC}	—	
L-level input voltage	V _{ILB}	DIR, $\overline{\text{OE}}$, Bn		3.3 ± 0.3	1.8 ± 0.15	—	0.8	V
	V _{ILA}	An		3.3 ± 0.3	1.8 ± 0.15	—	0.35 × V _{CC}	
H-level output voltage	V _{OHB}	V _{IN} = V _{IH} or V _{IL}	I _{OHB} = −100 μA	3.3 ± 0.3	1.8 ± 0.15	V _{CCB} − 0.2	—	V
			I _{OHB} = −24 mA	3.0	1.8 ± 0.15	2.2	—	
	V _{OHA}		I _{OHA} = −100 μA	3.3 ± 0.3	1.8 ± 0.15	V _{CCA} − 0.2	—	
			I _{OHA} = −6 mA	3.3 ± 0.3	1.65	1.25	—	
L-level output voltage	V _{OLB}	V _{IN} = V _{IH} or V _{IL}	I _{OLB} = 100 μA	3.3 ± 0.3	1.8 ± 0.15	—	0.2	V
			I _{OLB} = 24 mA	3.0	1.8 ± 0.15	—	0.55	
	V _{OLA}		I _{OLA} = 100 μA	3.3 ± 0.3	1.8 ± 0.15	—	0.2	
			I _{OLA} = 6 mA	3.3 ± 0.3	1.65	—	0.3	
3-state output OFF state current	I _{OZB}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		3.3 ± 0.3	1.8 ± 0.15	—	±10	μA
	I _{OZA}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		3.3 ± 0.3	1.8 ± 0.15	—	±10	
Input leakage current	I _{IN}	V _{IN} (DIR, $\overline{\text{OE}}$) = 0 to 3.6 V		3.3 ± 0.3	1.8 ± 0.15	—	±5.0	μA
Power-off leakage current	I _{OFF}	V _{IN} , V _{OUT} = 0 to 3.6 V		0	0	—	10	μA
Quiescent supply current	I _{CCB}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND		3.3 ± 0.3	1.8 ± 0.15	—	20	μA
	I _{CCA}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND		3.3 ± 0.3	1.8 ± 0.15	—	20	
	I _{CCB}	V _{CCB} < (V _{IN} , V _{OUT}) ≤ 3.6 V		3.3 ± 0.3	1.8 ± 0.15	—	±20	μA
	I _{CCA}	V _{CCA} ≤ (V _{IN} , V _{OUT}) ≤ 3.6 V		3.3 ± 0.3	1.8 ± 0.15	—	±20	
	I _{CCTB}	V _{INB} = V _{CCB} − 0.6 V per input		3.3 ± 0.3	1.8 ± 0.15	—	750	μA
	I _{CCTA}	V _{INA} = V _{CCA} − 0.6 V per input		3.3 ± 0.3	1.8 ± 0.15	—	750	μA

DC Characteristics ($V_{CCB} = 2.5 \pm 0.2$ V, $V_{CCA} = 1.8 \pm 0.15$ V)

Characteristics	Symbol	Test Condition		V _{CCB} (V)	V _{CCA} (V)	Ta = −40 to 85°C		Unit
						Min	Max	
H-level input voltage	V _{IHB}	DIR, $\overline{OE}$, Bn		2.5 ± 0.2	1.8 ± 0.15	1.6	—	V
	V _{IHA}	An		2.5 ± 0.2	1.8 ± 0.15	0.65 × V _{CC}	—	
L-level input voltage	V _{ILB}	DIR, $\overline{OE}$, Bn		2.5 ± 0.2	1.8 ± 0.15	—	0.7	V
	V _{ILA}	An		2.5 ± 0.2	1.8 ± 0.15	—	0.35 × V _{CC}	
H-level output voltage	V _{OHB}	V _{IN} = V _{IH} or V _{IL}	I _{OHB} = −100 μA	2.5 ± 0.2	1.8 ± 0.15	V _{CCB} − 0.2	—	V
			I _{OHB} = −18 mA	2.3	1.8 ± 0.15	1.7	—	
	V _{OHA}		I _{OHA} = −100 μA	2.5 ± 0.2	1.8 ± 0.15	V _{CCA} − 0.2	—	
			I _{OHA} = −6 mA	2.5 ± 0.2	1.65	1.25	—	
L-level output voltage	V _{OLB}	V _{IN} = V _{IH} or V _{IL}	I _{OLB} = 100 μA	2.5 ± 0.2	1.8 ± 0.15	—	0.2	V
			I _{OLB} = 18 mA	2.3	1.8 ± 0.15	—	0.6	
	V _{OLA}		I _{OLA} = 100 μA	2.5 ± 0.2	1.8 ± 0.15	—	0.2	
			I _{OLA} = 6 mA	2.5 ± 0.2	1.65	—	0.3	
3-state output OFF state current	I _{OZB}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		2.5 ± 0.2	1.8 ± 0.15	—	±10	μA
	I _{OZA}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		2.5 ± 0.2	1.8 ± 0.15	—	±10	
Input leakage current	I _{IN}	V _{IN} (DIR, $\overline{OE}$) = 0 to 3.6 V		2.5 ± 0.2	1.8 ± 0.15	—	±5.0	μA
Power-off leakage current	I _{OFF}	V _{IN} , V _{OUT} = 0 to 3.6 V		0	0	—	10	μA
Quiescent supply current	I _{CCB}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND		2.5 ± 0.2	1.8 ± 0.15	—	20	μA
	I _{CCA}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND		2.5 ± 0.2	1.8 ± 0.15	—	20	
	I _{CCB}	V _{CCB} < (V _{IN} , V _{OUT}) ≤ 3.6 V		2.5 ± 0.2	1.8 ± 0.15	—	±20	μA
	I _{CCA}	V _{CCA} ≤ (V _{IN} , V _{OUT}) ≤ 3.6 V		2.5 ± 0.2	1.8 ± 0.15	—	±20	
	I _{CCTB}	V _{INB} = V _{CCB} − 0.6 V per input		2.5 ± 0.2	1.8 ± 0.15	—	750	μA
	I _{CCTA}	V _{INA} = V _{CCA} − 0.6 V per input		2.5 ± 0.2	1.8 ± 0.15	—	750	μA

AC Characteristics ($T_a = -40 \sim 85^\circ\text{C}$, Input: $t_r = t_f = 2.0 \text{ ns}$, $C_L = 30 \text{ pF}$, $R_L = 500 \Omega$)

$V_{CCB} = 3.3 \pm 0.3 \text{ V}$, $V_{CCA} = 2.5 \pm 0.2 \text{ V}$

Characteristics	Symbol	Test Condition	Min	Max	Unit
Propagation delay time ($B_n \rightarrow A_n$)	t_{pLH} t_{pHL}	Figure 1, Figure 2	0.8	4.6	ns
3-state output enable time ($\overline{OE} \rightarrow A_n$)	t_{pZL} t_{pZH}	Figure 1, Figure 3	0.8	4.6	
3-state output disable time ($\overline{OE} \rightarrow A_n$)	t_{pLZ} t_{pHZ}	Figure 1, Figure 3	0.8	4.4	
Propagation delay time ($A_n \rightarrow B_n$)	t_{pLH} t_{pHL}	Figure 1, Figure 2	0.6	4.4	ns
3-state output enable time ($\overline{OE} \rightarrow B_n$)	t_{pZL} t_{pZH}	Figure 1, Figure 3	0.6	4.8	
3-state output disable time ($\overline{OE} \rightarrow B_n$)	t_{pLZ} t_{pHZ}	Figure 1, Figure 3	0.8	4.8	
Output to output skew	t_{osLH} t_{osHL}	(Note 12)	—	0.5	ns

Note 12: Parameter guaranteed by design.

($t_{osLH} = |t_{pLHm} - t_{pLHn}|$, $t_{osHL} = |t_{pHLm} - t_{pHLn}|$)

$V_{CCB} = 3.3 \pm 0.3 \text{ V}$, $V_{CCA} = 1.8 \pm 0.15 \text{ V}$

Characteristics	Symbol	Test Condition	Min	Max	Unit
Propagation delay time ($B_n \rightarrow A_n$)	t_{pLH} t_{pHL}	Figure 1, Figure 2	1.5	7.1	ns
3-state output enable time ($\overline{OE} \rightarrow A_n$)	t_{pZL} t_{pZH}	Figure 1, Figure 3	1.5	8.2	
3-state output disable time ($\overline{OE} \rightarrow A_n$)	t_{pLZ} t_{pHZ}	Figure 1, Figure 3	0.8	4.5	
Propagation delay time ($A_n \rightarrow B_n$)	t_{pLH} t_{pHL}	Figure 1, Figure 2	0.6	5.5	ns
3-state output enable time ($\overline{OE} \rightarrow B_n$)	t_{pZL} t_{pZH}	Figure 1, Figure 3	0.6	5.3	
3-state output disable time ($\overline{OE} \rightarrow B_n$)	t_{pLZ} t_{pHZ}	Figure 1, Figure 3	0.8	5.6	
Output to output skew	t_{osLH} t_{osHL}	(Note 12)	—	0.5	ns

Note 12: Parameter guaranteed by design.

($t_{osLH} = |t_{pLHm} - t_{pLHn}|$, $t_{osHL} = |t_{pHLm} - t_{pHLn}|$)

$V_{CCB} = 2.5 \pm 0.2 \text{ V}$, $V_{CCA} = 1.8 \pm 0.15 \text{ V}$

Characteristics	Symbol	Test Condition	Min	Max	Unit
Propagation delay time ($B_n \rightarrow A_n$)	t_{pLH} t_{pHL}	Figure 1, Figure 2	1.5	7.0	ns
3-state output enable time ($\overline{OE} \rightarrow A_n$)	t_{pZL} t_{pZH}	Figure 1, Figure 3	1.5	8.3	
3-state output disable time ($\overline{OE} \rightarrow A_n$)	t_{pLZ} t_{pHZ}	Figure 1, Figure 3	0.8	4.6	
Propagation delay time ($A_n \rightarrow B_n$)	t_{pLH} t_{pHL}	Figure 1, Figure 2	0.8	5.8	ns
3-state output enable time ($\overline{OE} \rightarrow B_n$)	t_{pZL} t_{pZH}	Figure 1, Figure 3	0.8	5.8	
3-state output disable time ($\overline{OE} \rightarrow B_n$)	t_{pLZ} t_{pHZ}	Figure 1, Figure 3	0.8	5.2	
Output to output skew	$t_{oS LH}$ $t_{oS HL}$	(Note 12)	—	0.5	ns

Note 12: Parameter guaranteed by design.

($t_{oS LH} = |t_{pLHm} - t_{pLHn}|$, $t_{oS HL} = |t_{pHLm} - t_{pHLn}|$)

Dynamic Switching Characteristics ($T_a = 25^\circ\text{C}$, Input: $t_r = t_f = 2.0 \text{ ns}$, $C_L = 30 \text{ pF}$)

Characteristics		Symbol	Test Condition	V _{CCB} (V)	V _{CCA} (V)	Typ.	Unit
Quiet output maximum dynamic V _{OL}	B → A	V _{OLP}	V _{IH} = V _{CC} , V _{IL} = 0 V	2.5	1.8	0.25	V
				3.3	1.8	0.25	
				3.3	2.5	0.6	
	A → B			2.5	1.8	0.6	
				3.3	1.8	0.8	
				3.3	2.5	0.8	
Quiet output minimum dynamic V _{OL}	B → A	V _{OLV}	V _{IH} = V _{CC} , V _{IL} = 0 V	2.5	1.8	−0.25	V
				3.3	1.8	−0.25	
				3.3	2.5	−0.6	
	A → B			2.5	1.8	−0.6	
				3.3	1.8	−0.8	
				3.3	2.5	−0.8	
Quiet output minimum dynamic V _{OH}	B → A	V _{OHV}	V _{IH} = V _{CC} , V _{IL} = 0 V	2.5	1.8	1.3	V
				3.3	1.8	1.3	
				3.3	2.5	1.7	
	A → B			2.5	1.8	1.7	
				3.3	1.8	2.0	
				3.3	2.5	2.0	

Capacitive Characteristics (Ta = 25°C)

Characteristics	Symbol	Test Circuit	Test Condition			Typ.	Unit
				V _{CCB} (V)	V _{CCA} (V)		
Input capacitance	C _{IN}	—	DIR, $\overline{\text{OE}}$	3.3	2.5	7	pF
Output capacitance	C _{I/O}	—	An, Bn	3.3	2.5	8	pF
Power dissipation capacitance (Note 13)	C _{PDA}	—	A ⇒ B (DIR = "H")	3.3	2.5	2	pF
			B ⇒ A (DIR = "L")	3.3	2.5	33	
	C _{PDB}	—	A ⇒ B (DIR = "H")	3.3	2.5	24	
			B ⇒ A (DIR = "L")	3.3	2.5	3	

Note 13: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/16 \text{ (per bit)}$$

AC Test Circuit




Figure 1

AC Waveform




Figure 2 t_{pLH} , t_{pHL}





Figure 3 t_{pLZ} , t_{pHZ} , t_{pZL} , t_{pZH}

Symbol	V_{CC}		
	$3.3 \pm 0.3 \text{ V}$	$2.5 \pm 0.2 \text{ V}$	$1.8 \pm 0.15 \text{ V}$
V_{IH}	2.7 V	V_{CC}	V_{CC}
V_M	1.5 V	$V_{CC}/2$	$V_{CC}/2$
V_X	$V_{OL} + 0.3 \text{ V}$	$V_{OL} + 0.15 \text{ V}$	$V_{OL} + 0.15 \text{ V}$
V_Y	$V_{OH} - 0.3 \text{ V}$	$V_{OH} - 0.15 \text{ V}$	$V_{OH} - 0.15 \text{ V}$

Package Dimensions

TSSOP48-P-0061-0.50

Unit : mm



Weight: 0.25 g (typ.)

RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.