UDG-02057

### **Current Mode PWM Controller**

### **FEATURES**

- Automatic Feed Forward Compensation
- Programmable Pulse-by-Pulse Current Limiting
- Automatic Symmetry Correction in Push-pull Configuration
- Enhanced Load Response Characteristics
- Parallel Operation Capability for Modular Power Systems
- Differential Current Sense Amplifier with Wide Common Mode Range
- Double Pulse Suppression
- 500mA (Peak) Totem-pole Outputs
- ±1% Bandgap Reference
- Under-voltage Lockout
- Soft Start Capability
- Shutdown Terminal
- 500kHZ Operation

**BLOCK DIAGRAM** 


### **DESCRIPTION**

The UC1846/7 family of control ICs provides all of the necessary features to implement fixed frequency, current mode control schemes while maintaining a minimum external parts count. The superior performance of this technique can be measured in improved line regulation, enhanced load response characteristics, and a simpler, easier-to-design control loop. Topological advantages include inherent pulse-by-pulse current limiting capability, automatic symmetry correction for push-pull converters, and the ability to parallel "power modules" while maintaining equal current sharing.

Protection circuitry includes built-in under-voltage lockout and programmable current limit in addition to soft start capability. A shutdown function is also available which can initiate either a complete shutdown with automatic restart or latch the supply off.

Other features include fully latched operation, double pulse suppression, deadline adjust capability, and a  $\pm 1\%$  trimmed bandgap reference.

The UC1846 features low outputs in the OFF state, while the UC1847 features high outputs in the OFF state.




SLUS352A - JANUARY 1997 - REVISED MARCH 2002

### **ABSOLUTE MAXIMUM RATINGS (Note 1)**

Supp	oly Voltage (Pin 15)	+40V
Colle	ector Supply Voltage (Pin 13)	+40V
Outp	ut Current, Source or Sink (Pins 11, 14)	500mA
Anal	og Inputs (Pins 3, 4, 5, 6, 16)	0.3V to $+V_{IN}$
Refe	rence Output Current (Pin 2)	30mA
Sync	Output Current (Pin 10)	5mA
Error	Amplifier Output Current (Pin 7)	5mA
Soft	Start Sink Current (Pin 1)	50mA
Oscil	lator Charging Current (Pin 9)	5mA
Powe	er Dissipation at TA=25°C	1000mW
Powe	er Dissipation at Tc=25°C	2000mW
Stora	age Temperature Range $\ldots$ -6	65°C to +150°C
Lead	Temperature (soldering, 10 seconds)	+300°C

Note 1. All voltages are with respect to Ground, Pin 13. Currents are positive into, negative out of the speficied terminal. Consult Packaging Section of Databook for thermal limitations and considerations of packages. Pin numbers refer to DIL and SOIC packages only.

### **CONNECTION DIAGRAMS**



PLCC-20, LCC-20	PACKAGE PIN FUNCTION							
(TOP VIEW)	FUNCTION	PIN						
Q, L Packages	N/C	1						
	C/L SS	2						
	VREF	3						
	C/S-	4						
	C/S+	5						
3 2 1 20 19	N/C	6						
4 18	E/A+	7						
5 17	E/A-	8						
] "	Comp	9						
( 6 16 )	Ст	10						
( 7 15 p	N/C	11						
[ 8 14 ]	Rт	12						
9 10 11 12 13	Sync	13						
	A Out	14						
	Gnd	15						
	N/C	16						
	Vc	17						
	B Out	18						
	Vin	19						
	Shutdown	20						

# **ELECTRICAL CHARACTERISTICS** (Unless otherwise stated, these specifications apply for Ta=-55°C to +125°C for UC1846/7; -40°C to +85°C for the UC2846/7; and 0°C to +70°C for the UC3846/7; VIN=15V, RT=10k, CT=4.7nF, Ta=TJ.)

PARAMETER	TEST CONDITIONS	UC1846/UC1847 UC2846/UC2847			UC3846/UC3847			
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Reference Section								
Output Voltage	TJ=25°C, Io=1mA	5.05	5.10	5.15	5.00	5.10	5.20	V
Line Regulation	VIN=8V to 40V		5	20		5	20	mV
Load Regulation	IL=1mA to 10mA		3	15		3	15	mV
Temperature Stability	Over Operating Range, (Note 2)		0.4			0.4		mV/°C
Total Output Variation	Line, Load, and Temperature (Note 2)	5.00		5.20	4.95		5.25	V
Output Noise Voltage	10Hz ≤ f ≤10kHz, TJ=25°C (Note 2)		100			100		μV
Long Term Stability	TJ=125°C, 1000 Hrs. (Note 2)		5			5		mV
Short Circuit Output Current	VREF=0V	-10	-45		-10	-45		mA

# ELECTRICAL (Unless otherwise stated, these specifications apply for TA=-55°C to +125°C for UC1846/7; CHARACTERISTICS (cont.) -40°C to +85°C for the UC2846/7; and 0°C to +70°C for the UC3846/7; VIN=15V, RT=10k, CT=4.7nF, TA=TJ.)

PARAMETER	TEST CONDITIONS		UC1846/UC1847 UC2846/UC2847			UC3846/UC3847		
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Oscillator Section								
Initial Accuracy	TJ=25°C	39	43	47	39	43	47	kHz
Voltage Stability	VIN=8V to 40V		-1	2		-1	2	%
Temperature Stability	Over Operating Range (Note 2)		-1			-1		%
Sync Output High Level		3.9	4.35		3.9	4.35		V
Sync Output Low Level			2.3	2.5		2.3	2.5	V
Sync Input High Level	Pin 8=0V	3.9			3.9			V
Sync Input Low Level	Pin 8=0V			2.5			2.5	V
Sync Input Current	Sync Voltage=3.9V, Pin 8=0V		1.3	1.5		1.3	1.5	mA
Error Amp Section								
Input Offset Voltage			0.5	5		0.5	10	mV
Input Bias Current			-0.6	-1		-0.6	-2	μΑ
Input Offset Current			40	250		40	250	nA
Common Mode Range	VIN=8V to 40V	0		VIN-2V	0		VIN-2V	V
Open Loop Voltage Gain	ΔVo=1.2 to 3V, Vcм=2V	80	105		80	105		dB
Unity Gain Bandwidth	TJ=25°C (Note 2)	0.7	1.0		0.7	1.0		MHz
CMRR	V <sub>CM</sub> =0V to 38V, V <sub>IN</sub> =40V	75	100		75	100		dB
PSRR	VIN=8V to 40V	80	105		80	105		dB
Output Sink Current	VID=-15mV to -5V, VPIN 7=1.2V	2	6		2	6		mA
Output Source Current	VID=15mV to 5V, VPIN 7=2.5V	-0.4	-0.5		-0.4	-0.5		mA
High Level Output Voltage	RL=(Pin 7) 15kΩ	4.3	4.6		4.3	4.6		V
Low Level Output Voltage			0.7	1		0.7	1	V
Current Sense Amplifier Sec	tion	•		'				•
Amplifier Gain	VPIN 3=0V, Pin 1 Open (Notes 3 & 4)	2.5	2.75	3.0	2.5	2.75	3.0	V
Maximum Differential Input	Pin 1 Open (Note 3)							
Signal (VPIN 4-VPIN 3)	RL (Pin 7)=15kW	1.1	1.2		1.1	1.2		V
Input Offset Voltage	VPIN 1=0.5V, Pin 7 Open (Note 3)		5	25		5	25	mV
CMRR	VcM=1V to 12V	60	83		60	83		dB
PSRR	VIN=8V to 40V	60	84		60	84		dB
Input Bias Current	VPIN 1=0.5V, Pin 7 Open (Note 3)		-2.5	-10		-2.5	-10	μΑ
Input Offset Current	VPIN 1=0.5V, Pin 7 Open (Note 3)		0.08	1		0.08	1	μA
Input Common Mode Range		0		VIN-3	0		VIN-3	V
Delay to Outputs	TJ=25°C, (Note 2)		200	500		200	500	ns
Current Limit Adjust Section								
Current Limit Offset	VPIN 3=0V, VPIN 4=0V, Pin 7 Open							
	(Note 3)	0.45	0.5	0.55	0.45	0.5	0.55	V
Input Bias Current	VPIN 5=VREF, VPIN 6=0V		-10	-30	-	-10	-30	μА
Shutdown Terminal Section	,	1					1	F: -
Threshold Voltage		250	350	400	250	350	400	mV
Input Voltage Range		0		VIN	0		VIN	V
Minimum Latching Current	(Note 6)	<b>†</b> •			•			
(IPIN 1)	, , , , ,	3.0	1.5		3.0	1.5		mA

## **ELECTRICAL**

(Unless otherwise stated, these specifications apply for Ta=-55°C to +125°C for UC1846/7; CHARACTERISTICS (cont.) -40°C to +85°C for the UC2846/7; and 0°C to +70°C for the UC3846/7; VIN=15V, RT=10k, CT=4.7nF, TA=TJ.)

PARAMETER	TEST CONDITIONS		UC1846/UC1847 UC2846/UC2847			UC3846/UC3847		
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Shutdown Terminal Section	(cont.)							
Maximum Non-Latching	(Note 7)							
Current (IPIN 1)			1.5	0.8		1.5	0.8	mA
Delay to Outputs	TJ=25°C (Note 2)		300	600		300	600	ns
Output Section								
Collector-Emitter Voltage		40			40			V
Collector Leakage Current	Vc=40V (Note 5)			200			200	μΑ
Output Low Level	ISINK=20mA		0.1	0.4		0.1	0.4	V
	ISINK=100mA		0.4	2.1		0.4	2.1	V
Output High Level	ISOURCE=20mA	13	13.5		13	13.5		V
	ISOURCE=100mA	12	13.5		12	13.5		V
Rise Time	CL=1nF, TJ=25°C (Note 2)		50	300		50	300	ns
Fall Time	CL=1nF, TJ=25°C (Note 2)		50	300		50	300	ns
Under-Voltage Lockout Secti	on							
Start-Up Threshold			7.7	8.0		7.7	8.0	V
Threshold Hysteresis			0.75			0.75		V
<b>Total Standby Current</b>								
Supply Current			17	21		17	21	mA

Note 2. These parameters, although guaranteed over the recommended operating conditions, are not 100% tested in production.

Note 3. Parameter measured at trip point of latch with VPIN 5 = VREF, VPIN 6 = 0V.

Note 4. Amplifier gain defined as: 
$$G = \frac{\Delta V_{PIN7}}{\Delta V_{PIN4}}$$
;  $V_{PIN4} = 0$  to 1.0V


Note 5. Applies to UC1846/UC2846/UC3846 only due to polarity of outputs.

Note 6. Current into Pin 1 guaranteed to latch circuit in shutdown state.

Note 7. Current into Pin 1 guaranteed not to latch circuit in shutdown state.

### **APPLICATIONS DATA**

### **Oscillator Circuit**



ID = Oscillator discharge current at 25°C is typically 7.5.

For large values of RT:  $\tau d$  ( $\mu s$ )  $\approx 145CT$  ( $\mu f$ ).


Oscillator frequency is approximated by the formula: fT (kHz) =  $\overline{RT}(k\Omega) \bullet CT(\mu f)$ 

### **APPLICATIONS DATA (cont.)**


### **Error Amp Output Configuration**

# VREF 0.5mA ZF IF < 0.5mA Error Amplifier can source up to 0.5mA.


### **Error Amp Gain and Phase vs Frequency**




### Error Amp Open-Logic D.C. Gain vs Load Resistance




### **Parallel Operation**




### **Pulse by Pulse Current Limiting**




### Soft Start and Shutdown /Restart Functions



### **Current Sense Amp Connection**



### **UC1846 Open Loop Test Circuit**



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated