

# 1.8 V, 4K/8K/16K × 16 MoBL<sup>®</sup> Dual-Port Static RAM

### **Features**

- True dual ported memory cells that allow simultaneous access of the same memory location
- 4, 8, or 16K × 16 organization
- Ultra Low operating power
  - □ Active: ICC = 15 mA (typical) at 55 ns
  - □ Standby:  $I_{SB3} = 2 \mu A$  (typical)
- Small footprint: available in a 6 × 6 mm 100-pin Pb-free vfBGA
- Port independent 1.8 V, 2.5 V, and 3.0 V I/Os
- Full asynchronous operation
- Automatic power down
- Pin select for Master or Slave
- Expandable data bus to 32-bits with Master or Slave chip select when using more than one device
- On-chip arbitration logic
- Semaphores included to permit software handshaking between ports
- Input read registers and output drive registers
- INT flag for port-to-port communication
- Separate upper-byte and lower-byte control
- Industrial temperature ranges

## **Functional Description**

The CYDM256B16, CYDM128B16, and CYDM064B16 are low power CMOS 4K, 8K,16K × 16 dual-port static RAMs. Arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided that permit independent, asynchronous access for reads and writes to any location in memory. The devices can be used as standalone 16-bit dual-port static RAMs or multiple devices can be combined to function as a 32-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 32-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor or multiprocessor designs, communications status buffering, and dual-port video or graphics memory.

Each port has independent control pins: Chip Enable  $(\overline{CE})$ , Read or Write Enable  $(R/\overline{W})$ , and Output Enable  $(\overline{OE})$ . Two flags are provided on each port (BUSY) and  $(\overline{INT})$ . BUSY indicates that the port is trying to access the same location currently being accessed by the other port. The Interrupt flag  $(\overline{INT})$  permits communication between ports or systems through a mail box. The semaphores are used to pass a flag or token, from one port to the other, to indicate that a shared resource is in use. The semaphore logic consists of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power down feature is controlled independently on each port by a Chip Enable  $(\overline{CE})$  pin.

The CYDM256B16, CYDM128B16, CYDM064B16 are available in 100-ball 0.5 mm pitch Ball Grid Array (BGA) packages.

**Cypress Semiconductor Corporation**Document Number: 001-00217 Rev. \*J

198 Champion Court

San Jose, CA 95134-1709

408-943-2600

Revised March 30, 2017



# Selection Guide for $V_{CC} = 1.8V$

Parameter	CYDM256B16/CYDM128B16/CYDM064B16					
Farameter	(-55)	Unit				
Port I/O Voltages (P1–P2)	1.8 V–1.8 V	V				
Maximum Access Time	55	ns				
Typical Operating Current	15	mA				
Typical Standby Current for I <sub>SB1</sub>	2	μΑ				
Typical Standby Current for I <sub>SB3</sub>	2	μΑ				

# Selection Guide for $V_{CC} = 2.5 V$

Parameter	CYDM256B16/CYDM128B16/CYDM064B16	Unit
	(-55)	
Port I/O Voltages (P1–P2)	2.5 V-2.5 V	٧
Maximum Access Time	55	ns
Typical Operating Current	28	mA
Typical Standby Current for I <sub>SB1</sub>	6	μΑ
Typical Standby Current for I <sub>SB3</sub>	4	μΑ


# Selection Guide for $V_{CC} = 3.0 \text{ V}$

Parameter	CYDM256B16/CYDM128B16/CYDM064B16					
Parameter	(-55)	Unit				
Port I/O Voltages (P1–P2)	3.0 V–3.0 V	V				
Maximum Access Time	55	ns				
Typical Operating Current	42	mA				
Typical Standby Current for I <sub>SB1</sub>	7	μΑ				
Typical Standby Current for I <sub>SB3</sub>	6	μΑ				

Document Number: 001-00217 Rev. \*J



# Logic Block Diagram [1, 2]



### Notes

- 1.  $\underline{A_0-A_{11}}$  for 4K devices;  $A_0-A_{12}$  for 8K devices;  $A_0-A_{13}$  for 16K devices.
- 2. BUSY is an output in master mode and an input in slave mode.



## **Contents**

Pinouts	5
Pin Definitions	6
Functional Overview	7
Power Supply	7
Write Operation	
Read Operation	7
Interrupts	8
Busy	8
Master/Slave	8
Input Read Register	8
Output Drive Register	9
Semaphore Operation	9
Architecture	10
Maximum Ratings	11
Operating Range	11
Electrical Characteristics for VCC = 1.8 V	12
Electrical Characteristics for VCC = 2.5 V	14
Electrical Characteristics for VCC = 3.0 V	15
Capacitance	16
AC Toet Loads and Wayoforms	16

Switching Characteristics for VCC = 1.8 V	17
Switching Characteristics for VCC = 2.5 V	19
Switching Characteristics for VCC = 3.0 V	21
Switching Waveforms	
Ordering Information	29
16K × 16 1.8 V Asynchronous Dual-Port SRAM	29
8K × 16 1.8 V Asynchronous Dual-Port SRAM	29
4K × 16 1.8 V Asynchronous Dual-Port SRAM	29
Ordering Code Definitions	29
Package Diagram	
Document History Page	31
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	33
Products	33
PSoC® Solutions	33
Cypress Developer Community	33
Technical Support	



## **Pinouts**

Figure 1. Ball Diagram - 100-ball 0.5 mm Pitch BGA (Top View)  $^{[3,\,4,\,5,\,6,\,7]}$ 

## CYDM064B16/CYDM128B16/CYDM256B16

	1	2	3	4	5	6	7	8	9	10	
Α	A <sub>5R</sub>	A <sub>8R</sub>	A <sub>11R</sub>	UB <sub>R</sub>	V <sub>SS</sub>	SEMR	IO <sub>15R</sub>	IO <sub>12R</sub>	IO <sub>10R</sub>	V <sub>SS</sub>	A
В	A <sub>3R</sub>	A <sub>4R</sub>	A <sub>7R</sub>	A <sub>9R</sub>	CE <sub>R</sub>	R/W <sub>R</sub>	OE <sub>R</sub>	$V_{DDIOR}$	IO <sub>9R</sub>	IO <sub>6R</sub>	В
С	A <sub>0R</sub>	A <sub>1R</sub>	A <sub>2R</sub>	A <sub>6R</sub>	LB <sub>R</sub>	IRR1 <sup>[6]</sup>	IO <sub>14R</sub>	IO <sub>11R</sub>	IO <sub>7R</sub>	V <sub>SS</sub>	С
D	ODR4	ODR2	BUSY <sub>R</sub>	INT <sub>R</sub>	A <sub>10R</sub>	A <sub>12R</sub> <sup>[3]</sup>	IO <sub>13R</sub>	IO <sub>8R</sub>	IO <sub>5R</sub>	IO <sub>2R</sub>	D
E	V <sub>SS</sub>	M/S	ODR3	INT <sub>L</sub>	V <sub>SS</sub>	V <sub>SS</sub>	IO <sub>4R</sub>	$V_{DDIOR}$	IO <sub>1R</sub>	V <sub>SS</sub>	E
F	SFEN	ODR1	BUSYL	A <sub>1L</sub>	V <sub>CC</sub>	V <sub>SS</sub>	IO <sub>3R</sub>	IO <sub>0R</sub>	IO <sub>15L</sub>	V <sub>DDIOL</sub>	F
G	ODR0	A <sub>2L</sub>	A <sub>5L</sub>	A <sub>12L</sub> <sup>[3]</sup>	OEL	IO <sub>3L</sub>	IO <sub>11L</sub>	IO <sub>12L</sub>	IO <sub>14L</sub>	IO <sub>13L</sub>	G
н	A <sub>0L</sub>	A <sub>4L</sub>	A <sub>9L</sub>	$LB_L$	CE <sub>L</sub>	IO <sub>1L</sub>	$V_{DDIOL}$	NC <sup>[7]</sup>	NC <sup>[7]</sup>	IO <sub>10L</sub>	н
J	A <sub>3L</sub>	A <sub>7L</sub>	A <sub>10L</sub>	IRR0 <sup>[5]</sup>	V <sub>CC</sub>	V <sub>SS</sub>	IO <sub>4L</sub>	IO <sub>6L</sub>	IO <sub>8L</sub>	IO <sub>9L</sub>	J
K	A <sub>6L</sub>	A <sub>8L</sub>	A <sub>11L</sub>	UB <sub>L</sub>	$SEM_L$	R/W <sub>L</sub>	IO <sub>0L</sub>	IO <sub>2L</sub>	IO <sub>5L</sub>	IO <sub>7L</sub>	K
	1	2	3	4	5	6	7	8	9	10	

### Notes

- A12L and A12R are NC pins for CYDM064B16.
   IRR functionality is not supported for the CYDM256B16 device.
   This pin is A13L for CYDM256B16 device.
   This pin is A13R for CYDM256B16 device.
   Leave this pin unconnected. No trace or power component can be connected to this pin.



# **Pin Definitions**

100-ball 0.5 mm pitch BGA (CYDM064B16/CYDM128B16/CYDM256B16)

Left Port	Right Port	Description							
CEL	CER	Chip Enable							
$R/\overline{W}_L$	$R/\overline{W}_R$	Read or Write Enable							
ŌE <sub>L</sub>	<del>OE</del> <sub>R</sub>	Output Enable							
A <sub>0L</sub> -A <sub>13L</sub>	A <sub>0R</sub> -A <sub>13R</sub>	Address (A <sub>0</sub> –A <sub>11</sub> for 4K devices; A <sub>0</sub> –A <sub>12</sub> for 8K devices; A <sub>0</sub> –A <sub>13</sub> for 16K devices)							
IO <sub>0L</sub> –IO <sub>15L</sub>	IO <sub>0R</sub> -IO <sub>15R</sub>	Data Bus Input or Output for x16 devices							
SEM <sub>L</sub>	SEMR	Semaphore Enable							
UB <sub>L</sub>	<del>UB</del> <sub>R</sub>	Upper Byte Select (IO <sub>8</sub> –IO <sub>15</sub> )							
<del>IB</del> L	LB <sub>R</sub>	Lower Byte Select (IO <sub>0</sub> –IO <sub>7</sub> )							
ĪNT <sub>L</sub>	ĪNT <sub>R</sub>	Interrupt Flag							
BUSY <sub>L</sub>	BUSY <sub>R</sub>	Busy Flag							
IRR0,	, IRR1	Input Read Register for CYDM064B16 and CYDM128B16 A13L and A13R for CYDM256B16.							
ODR0	-ODR4	Output Drive Register. These outputs are Open Drain.							
SF	EN	Special Function Enable							
M	/S	Master or Slave Select							
V	CC	Core Power							
GND		Ground							
$V_{\mathrm{DDIOL}}$		Left Port I/O Voltage							
V <sub>DI</sub>	DIOR	Right Port I/O Voltage							
N	IC	No Connect. Leave this pin Unconnected.							



## **Functional Overview**

## **Power Supply**

The core voltage ( $V_{\rm CC}$ ) can be 1.8 V, 2.5 V, or 3.0 V, as long as it is lower than or equal to the I/O voltage.

Each port can operate on independent I/O voltages. This is determined by what is connected to the  $V_{DDIOL}$  and  $V_{DDIOR}$  pins. The supported I/O standards are 1.8 V or 2.5 V LVCMOS and 3.0V LVTTL.

## **Write Operation**

Data must be set up for a duration of t<sub>SD</sub> before the rising edge of R/W to guarantee a valid write. A write operation is controlled by either the R/W pin (see Figure 6 on page 24) or the CE pin (see Figure 7 on page 24). Required inputs for noncontention operations are summarized in Table 1.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output. Otherwise, the data read is not deterministic. Data is valid on the port  $t_{DDD}$  after the data is presented on the other port.

Table 1. NonContending Read/Write

		Inp	uts			Ou	itputs		
CE	R/W	OE	UB	LB	SEM	IO <sub>8</sub> –IO <sub>15</sub> IO <sub>0</sub> –IO <sub>7</sub>		Operation	
Н	Х	Х	Х	Х	Н	High Z	High Z	Deselected: Power down	
Х	Х	Х	Н	Н	Н	High Z	High Z	Deselected: Power down	
L	L	Х	L	Н	Н	Data In	High Z	Write to Upper Byte Only	
L	L	Х	Н	L	Н	High Z	Data In	Write to Lower Byte Only	
L	L	Х	L	L	Н	Data In	Data In	Write to Both Bytes	
L	Н	L	L	Н	Н	Data Out	High Z Read Upper Byte Only		
L	Н	L	Н	L	Н	High Z	Data Out	Read Lower Byte Only	
L	Н	L	L	L	Н	Data Out	Data Out	Read Both Bytes	
Х	Х	Н	Х	Х	Х	High Z	High Z	Outputs Disabled	
Н	Н	L	Х	Х	L	Data Out	Data Out	Read Data in Semaphore Flag	
Х	Н	L	Н	Н	L	Data Out	Data Out	Read Data in Semaphore Flag	
Н		Х	Х	Х	L	Data In	Data In	Write D <sub>IN0</sub> into Semaphore Flag	
Х		Х	Н	Н	L	Data In	Data In	Write D <sub>IN0</sub> into Semaphore Flag	
L	Х	Х	L	Х	L			Not Allowed	
L	Х	Х	Х	L	L			Not Allowed	

## **Read Operation**

When reading the device, the user must assert both the  $\overline{OE}$  and  $\overline{CE}$  pins. Data is available  $t_{ACE}$  after  $\overline{CE}$  or  $t_{DOE}$  after  $\overline{OE}$  is

asserted. If the user wishes to access a semaphore flag, then the  $\overline{\text{SEM}}$  pin must be asserted instead of the  $\overline{\text{CE}}$  pin, and  $\overline{\text{OE}}$  must also be asserted.



### Interrupts

The upper two memory locations may be used for message passing. The highest memory location (FFF for the CYDM064B16, 1FFF for the CYDM128B16, 3FFF for the CYDM256B16) is the mailbox for the right port and the second-highest memory location (FFE for the CYDM064B16, 1FFE for the CYDM128B16, 3FFE for the CYDM256B16) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user-defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin. On power up, an initialization program must be run and the interrupts for both ports must be read to reset them.

The operation of the interrupts and their interaction with Busy are summarized in Table 2.

Table 2. Interrupt Operation Example (Assumes  $\overline{BUSY}_L = \overline{BUSY}_R = HIGH)^{[8]}$ 

Function			Left Po	rt	Right Port					
ruiicuoii	R/W <sub>L</sub>	CEL	OEL	A <sub>0L-13L</sub>	INTL	R/W <sub>R</sub>	CER	OE <sub>R</sub>	A <sub>0R-13R</sub>	ĪNT <sub>R</sub>
Set Right INT <sub>R</sub> Flag	L	L	Х	3FFF <sup>[11]</sup>	Х	Х	Х	Х	Х	L <sup>[10]</sup>
Reset Right INT <sub>R</sub> Flag	Х	Х	Х	Х	Х	Х	L	L	3FFF <sup>[11]</sup>	H <sup>[9]</sup>
Set Left INT <sub>L</sub> Flag	Х	Х	Х	Х	L[9]	L	L	Х	3FFE <sup>[11]</sup>	Х
Reset Left INT <sub>L</sub> Flag	Х	L	L	3FFE <sup>[11]</sup>	H <sup>[10]</sup>	Х	Х	Х	Х	Х

### Busy

The CYDM256B16, CYDM128B16, and CYDM064B16 provide on-chip arbitration to resolve simultaneous memory location access (contention). If both port  $\overline{CE}$ s are asserted and an address match occurs within t<sub>PS</sub> of each other, the busy logic determines which port has access. If t<sub>PS</sub> is violated, one port definitely gains permission to the location. However, which port gets this permission cannot be predicted. BUSY is asserted tall. after an address match or  $t_{BLC}$  after  $\overline{CE}$  is taken LOW.

### Master/Slave

An  $M/\overline{S}$  pin is provided to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This allows the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled (t<sub>BLC</sub> or t<sub>BLA</sub>). Otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/S pin allows the device to be used as a master and, as a result, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

## Input Read Register

The Input Read Register (IRR) captures the status of two external input devices that are connected to the Input Read pins.

The contents of the IRR read from address x0000 from either port. During reads from the IRR, DQ0 and DQ1 are valid bits and DQ<15:2> are don't care. Writes to address x0000 are not allowed from either port.

Address x0000 is not available for standard memory accesses when  $\overline{SFEN} = V_{IL}$ . When  $\overline{SFEN} = V_{IH}$ , address x0000 is available for memory accesses.

The inputs are 1.8V/2.5V LVCMOS or 3.0V LVTTL, depending on the core voltage supply (V<sub>CC</sub>). Refer to Table 3 on page 8 for Input Read Register operation.

IRR is not available in the CYDM256B16, because the IRR pins are used as extra address pins  $A_{13L}$  and  $A_{13R}$ .

Table 3. Input Read Register Operation<sup>[12, 13]</sup>

SFEN	CE	R/W	OE	UB	LB	ADDR	1O <sub>0</sub> -1O <sub>1</sub>	10 <sub>2</sub> –10 <sub>15</sub>	Mode
Н	L	Н	L	L	L	x0000-Max	VALID <sup>[14]</sup>	VALID <sup>[14]</sup>	Standard Memory Access
L	L	Н	L	Х	L	x0000	VALID <sup>[15]</sup>	Х	IRR Read

- 8. See Interrupts Functional Description for specific highest memory locations by device.
- 9. If  $\overline{\text{BUSY}}_{R}$  = L, then no change.
- 10. If  $\overline{BUSY}_L = L$ , then no change.
- 11. See section Functional Description on page 1 for specific addresses by device.
- 12.  $\overline{\text{SFEN}} = V_{II}$  for IRR reads.
- 13. <u>SFEN active when either  $\overline{CE}_L = V_{|L}$  or  $\overline{CE}_R = V_{|L}$ . It is <u>inactive when  $\overline{CE}_L = \overline{CE}_R = V_{|H}$ .</u>
  14. <u>UB</u> or LB =  $V_{|L}$ . If LB =  $V_{|L}$ , then DQ<7:0> are valid. If UB =  $V_{|L}$  then DQ<15:8> are valid.</u>
- 15.  $\overline{LB}$  must be active ( $\overline{LB} = V_{II}$ ) for these bits to be valid.



## **Output Drive Register**

The Output Drive Register (ODR) determines the state of up to five external binary state devices by providing a path to V<sub>SS</sub> for the external circuit. These outputs are Open Drain.

The five external devices can operate at different voltages (1.5 V  $\leq$  V<sub>DDIO</sub>  $\leq$  3.5 V) but the combined current cannot exceed 40 mA (8 mA max for each external device). The status of the ODR bits are set using standard write accesses from either port to address x0001 with a "1" corresponding to on and "0" corresponding to off.

The status of the ODR bits can be read with a standard read access to address x0001. When SFEN = V<sub>II</sub>, the ODR is active and address x0001 is not available for memory accesses. When  $\overline{\text{SFEN}}$  = V<sub>IH</sub>, the ODR is inactive and address x0001 can be used for standard accesses.

During reads and writes to ODR DQ<4:0> are valid and DQ<15:5> are don't care. Refer to Table 4 for Output Drive Register operation.

Table 4. Output Drive Register [16]

SFEN	CE	R/W	ŌE	UB	LB	ADDR	100-104	10 <sub>5</sub> -10 <sub>15</sub>	Mode
Н	L	Н	X <sup>[17]</sup>	L <sup>[18]</sup>	L <sup>[18]</sup>	x0000-Max	VALID <sup>[18]</sup>	VALID <sup>[18]</sup>	Standard Memory Access
L	L	L	Х	Х	L	x0001	VALID <sup>[19]</sup>	Х	ODR Write <sup>[16, 20]</sup>
L	L	Н	L	Х	L	x0001	VALID <sup>[19]</sup>	Х	ODR Read <sup>[16]</sup>

## **Semaphore Operation**

The CYDM256B16, CYDM128B16, and CYDM064B16 provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore,  $\overline{\text{SEM}}$  or  $\overline{\text{OE}}$  must be deasserted for  $t_{\text{SOP}}$  before attempting to read the semaphore. The semaphore value is available t<sub>SWRD</sub> + t<sub>DOE</sub> after the rising edge of the semaphore write. If the left port is successful (reads a zero), it assumes control of the shared resource. Otherwise (reads a one), it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side succeeds in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting SEM LOW. The SEM pin functions as a chip select for the semaphore latches (CE must remain HIGH during  $\overline{SEM}$  LOW).  $A_{0-2}$  represents the semaphore address. OE and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only IO<sub>0</sub> is used. If a zero is written to the left port of an available semaphore, a one appears at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore is set to one for both sides. However, if the right port requests the semaphore (written a zero) while the left port has control, the right port immediately owns the semaphore as soon as the left port releases it. Table 5 shows sample semaphore operations.

Table 5. Semaphore Operation Example

Function	IO <sub>0</sub> -IO <sub>15</sub> Left	IO <sub>0</sub> –IO <sub>15</sub> Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left Port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore.
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore.
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free

- 16.  $\overline{\text{SFEN}} = V_{II}$  for ODR reads and writes.
- 17. Output enable must be low ( $\overline{OE} = V_{IL}$ ) during reads for valid data to be output.

  18.  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ . If  $\overline{LB} = V_{IL}$ , then DQ<7:0> are valid. If  $\overline{UB} = V_{IL}$  then DQ<15:8> are valid.

  19.  $\overline{LB}$  must be active ( $\overline{LB} = V_{IL}$ ) for these bits to be valid.
- 20. During ODR writes data are also written to the memory.



When reading a semaphore, all sixteen data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within  $t_{\rm SPS}$  of each other, the semaphore is definitely obtained by one side or the other, but there is no guarantee which side controls the semaphore. On power up, both ports must write "1" to all eight semaphores.

## **Architecture**

The CYDM256B16, CYDM128B16, and CYDM064B16 consist of an array of 4K, 8K, or 16K words of 16 <u>dual-port RAM</u> cells, I/O and address lines, and control signals ( $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$ ,  $\overline{\text{R/W}}$ ). These

control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes or reads to the same location, a BUSY pin is provided on each port. Two Interrupt ( $\overline{\text{INT}}$ ) pins can be used for port-to-port communication. Two Semaphore ( $\overline{\text{SEM}}$ ) control pins are used to allocate shared resources. With the M/S pin, the devices can function as a master ( $\overline{\text{BUSY}}$  pins are outputs) or as a slave ( $\overline{\text{BUSY}}$  pins are inputs). The devices also have an automatic power down feature controlled by  $\overline{\text{CE}}$ . Each port is provided with its own output enable control ( $\overline{\text{OE}}$ ), which allows data to be read from the device.



# **Maximum Ratings**

Exceeding maximum ratings  $^{[19]}$  may shorten the useful life of the device. User guidelines are not tested.

Storage Temperature65°C to +150	°C
Ambient Temperature with Power Applied–55°C to +125	°C
Supply Voltage to Ground Potential0.5V to +3.	3V
DC Voltage Applied to Outputs in High Z State0.5V to $V_{CC}$ + 0.	5V
DC Input Voltage <sup>[20]</sup> –0.5V to $V_{CC}$ + 0.	5V
Output Current into Outputs (LOW)	nΑ

Static Discharge Voltage	. > 2000V
Latch-up Current	> 200 mA

# **Operating Range**

_	_	
Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0 °C to +70 °C	1.8 V ± 100 mV 2.5 V ± 100 mV 3.0 V ± 300 mV
Industrial	–40 °C to +85 °C	1.8 V ± 100 mV 2.5 V ± 100 mV 3.0 V ± 300 mV

Notes 19. The voltage on any input or I/O pin can not exceed the power pin during power up. 20. Pulse width  $\leq$  20 ns.



# Electrical Characteristics for $V_{CC}$ = 1.8 V

Over the Operating Range

		CYDM256B16/CYDM128B16/CYDM064B16					Unit
Parameter	Description	-55					
		P1 I/O Voltage	P2 I/O Voltage	Min	Тур	Max	
V <sub>OH</sub>	Output HIGH Voltage (I <sub>OH</sub> = –100 μA)	1.8 V (a	any port)	V <sub>DDIO</sub> – 0.2	_	-	V
	Output HIGH Voltage (I <sub>OH</sub> = -2 mA)	2.5 V (a	any port)	2.0	-	-	V
	Output HIGH Voltage (I <sub>OH</sub> = -2 mA)	3.0 V (a	any port)	2.1	-	-	V
$V_{OL}$	Output LOW Voltage (I <sub>OL</sub> = 100 μA)	1.8 V (a	any port)	-	-	0.2	V
	Output HIGH Voltage (I <sub>OL</sub> = 2 mA)	2.5 V (a	any port)	-	-	0.4	V
	Output HIGH Voltage (I <sub>OL</sub> = 2 mA)	3.0 V (a	any port)	-	-	0.4	V
V <sub>OL</sub> ODR	ODR Output LOW Voltage (I <sub>OL</sub> = 8 mA)	1.8 V (a	any port)	-	-	0.2	V
		2.5 V (a	any port)	-	-	0.2	V
		3.0 V (a	any port)	_	-	0.2	V
V <sub>IH</sub> Input HIGH	Input HIGH Voltage	1.8 V (a	any port)	1.2	-	V <sub>DDIO</sub> + 0.2	V
		2.5 V (a	any port)	1.7	-	$V_{DDIO} + 0.3$	V
		3.0 V (a	any port)	2.0	-	V <sub>DDIO</sub> + 0.2	V
$V_{IL}$	Input LOW Voltage	1.8 V (a	any port)	-0.2	-	0.4	V
		2.5 V (a	any port)	-0.3	-	0.6	V
		3.0 V (a	any port)	-0.2	-	0.7	V
I <sub>OZ</sub>	Output Leakage Current	1.8 V	1.8 V	-1	-	1	μΑ
		2.5 V	2.5 V	-1	-	1	μΑ
		3.0 V	3.0 V	<b>-</b> 1	-	1	μΑ
I <sub>CEX</sub> ODR	ODR Output Leakage Current. V <sub>OUT</sub> = V <sub>DDIO</sub>	1.8 V	1.8 V	-1	-	1	μΑ
		2.5 V	2.5 V	-1	-	1	μΑ
		3.0 V	3.0 V	<b>-</b> 1	-	1	μΑ
I <sub>IX</sub>	Input Leakage Current	1.8 V	1.8 V	-1	_	1	μΑ
		2.5 V	2.5 V	-1	_	1	μΑ
		3.0 V	3.0 V	-1	_	1	μΑ



# Electrical Characteristics for $V_{CC}$ = 1.8 V (continued)

Over the Operating Range

		CYDM256B16/CYDM128B16/CYDM064B16						
Parameter	Description			-55				
			P1 I/O Voltage	P2 I/O Voltage	Min	Тур	Max	
I <sub>CC</sub>	Operating Current (V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA), Outputs Disabled	Industrial	1.8 V	1.8 V	_	15	25	mA
I <sub>SB1</sub>	$\begin{aligned} &\text{Standby Current}\\ &(\text{Both Ports TTL Level})\\ &\overline{\text{CE}_{L}} \text{ and } \overline{\text{CE}_{R}} \geq \text{V}_{\text{CC}} - 0.2,\\ &\text{SEM}_{L} = \text{SEM}_{R} = \text{V}_{\text{CC}} - 0.2,\\ &\text{f} = \text{f}_{\text{MAX}} \end{aligned}$	Industrial	1.8 V	1.8 V		2	6	μА
I <sub>SB2</sub>	Standby Current (One Port TTL Level) $\overline{CE}_L \mid \overline{CE}_R \ge V_{IH}, f = f_{MAX}$	Industrial	1.8 V	1.8 V		8.5	14	mA
I <sub>SB3</sub>	$\begin{tabular}{ll} Standby Current \\ (Both Ports CMOS Level) \\ \hline CE_L and \overline{CE}_R \ge V_{CC} - 0.2, \\ SEM_L and SEM_R > V_{CC} - 0.2, \\ f = 0 \end{tabular}$	Industrial	1.8 V	1.8 V		2	6	μА
I <sub>SB4</sub>		Industrial	1.8 V	1.8 V		8.5	14	mA

### Notes

21.  $f_{MAX} = 1/t_{RC}$  = All inputs cycling at f =  $1/t_{RC}$  (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I<sub>SB3</sub>.



# Electrical Characteristics for $V_{CC}$ = 2.5 V

Over the Operating Range

		CYDM256B16, CYDM128B16, CYDM064B16						
Parameter	Description		-55					Unit
			P1 I/O Voltage	P2 I/O Voltage	Min	Тур	Max	
V <sub>OH</sub>	Output HIGH Voltage (I <sub>OH</sub> = -2	mA)	2.5 V (a	any port)	2.0	<b>-</b>	_	V
				any port)	2.1	_	_	V
V <sub>OL</sub>	Output LOW Voltage (I <sub>OL</sub> = 2 m.	Output LOW Voltage (I <sub>OL</sub> = 2 mA)		any port)	-	_	0.4	V
			3.0 V (a	any port)	-	_	0.4	V
V <sub>OL</sub> ODR	ODR Output LOW Voltage (I <sub>OL</sub>	= 8 mA)	2.5 V (a	any port)	-	_	0.2	V
			3.0 V (a	any port)	-	_	0.2	V
V <sub>IH</sub>	Input HIGH Voltage		2.5 V (a	any port)	1.7	_	V <sub>DDIO</sub> + 0.3	V
			3.0 V (a	any port)	2.0	_	V <sub>DDIO</sub> + 0.2	V
V <sub>IL</sub>	Input LOW Voltage		2.5 V (a	any port)	-0.3	_	0.6	V
			3.0 V (a	any port)	-0.2	_	0.7	V
I <sub>OZ</sub>	Output Leakage Current		2.5 V	2.5 V	-1	_	1	μА
			3.0 V	3.0 V	-1	T -	1	μА
I <sub>CEX</sub> ODR	ODR Output Leakage Current.	V <sub>OUT</sub> = V <sub>CC</sub>	2.5 V	2.5 V	-1	T -	1	μА
			3.0 V	3.0 V	-1	T -	1	μА
I <sub>IX</sub>	Input Leakage Current		2.5 V	2.5 V	-1	T -	1	μА
			3.0 V	3.0 V	-1	_	1	μА
I <sub>CC</sub>	Operating Current (V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA), Outputs Disabled	Industrial	2.5 V	2.5 V	_	28	40	mA
I <sub>SB1</sub>		Industrial	2.5 V	2.5 V	-	6	8	μА
I <sub>SB2</sub>	Standby Current (One Port TTL Level) $\overline{CE}_L \mid \overline{CE}_R \ge V_{IH}$ , $f = f_{MAX}$	Industrial	2.5 V	2.5 V		18	25	mA
I <sub>SB3</sub>		Industrial	2.5 V	2.5 V		4	6	μА
I <sub>SB4</sub>	Standby Current (One Port CMOS Level) $\overline{CE}_L \mid \overline{CE}_R \ge V_{IH}$ , $f = f_{MAX}^{[22]}$	Industrial	2.5 V	2.5 V		18	25	mA

### Notes

22.  $f_{MAX} = 1/t_{RC}$  = All inputs cycling at f =  $1/t_{RC}$  (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby  $I_{SB3}$ .



# Electrical Characteristics for $V_{CC}$ = 3.0 V

Over the Operating Range

			CYDM256B16/CYDM128B16/CYDM064B16					
Parameter	Description		-55					Unit
			P1 I/O Voltage	P2 I/O Voltage	Min	Тур	Max	
V <sub>OH</sub>	Output HIGH Voltage (I <sub>OH</sub> = -2 m	A)	3.0 V (a	ny port)	2.1	-	_	V
$V_{OL}$	Output LOW Voltage (I <sub>OL</sub> = 2 mA)	)	3.0 V (a	ny port)	_	-	0.4	V
V <sub>OL</sub> ODR	ODR Output LOW Voltage (I <sub>OL</sub> =	8 mA)	3.0 V (a	ny port)	_	_	0.2	V
V <sub>IH</sub>	Input HIGH Voltage		3.0 V (a	ny port)	2.0	_	V <sub>DDIO</sub> + 0.2	V
V <sub>IL</sub>	Input LOW Voltage		3.0 V (a	ny port)	-0.2	_	0.7	V
I <sub>OZ</sub>	Output Leakage Current		3.0 V	3.0 V	-1	_	1	μΑ
I <sub>CEX</sub> ODR	ODR Output Leakage Current. Vo	<sub>DUT</sub> = V <sub>CC</sub>	3.0 V	3.0 V	-1	_	1	μΑ
I <sub>IX</sub>	Input Leakage Current		3.0 V	3.0 V	-1	_	1	μΑ
Icc	Operating Current (V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA), Outputs Disabled	Industrial	3.0 V	3.0 V	_	42	60	mA
I <sub>SB1</sub>		Industrial	3.0 V	3.0 V		7	10	μА
I <sub>SB2</sub>	Standby Current (One Port TTL Level) $\overline{CE}_L \mid \overline{CE}_R \ge V_{IH}$ , $f = f_{MAX}$	Industrial	3.0 V	3.0 V		25	35	mA
I <sub>SB3</sub>		Industrial	3.0 V	3.0 V		6	8	μΑ
I <sub>SB4</sub>		Industrial	3.0 V	3.0 V		25	35	mA

### Notes

23.  $f_{MAX} = 1/t_{RC}$  = All inputs cycling at f =  $1/t_{RC}$  (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby  $I_{SB3}$ .





# Capacitance


Parameter [24]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	9	pF
C <sub>OUT</sub>	Output capacitance	V <sub>CC</sub> = 3.0 V	10	pF

## **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms







(a) Normal Load

	3.0V/2.5V	1.8V
R1	1022Ω	$13500\Omega$
R2	792Ω	10800Ω

(b) Thévenin Equivalent (Load 1)

ALL INPUT PULSES

(c) Three-State Delay (Load 2)

(Used for t<sub>LZ</sub>, t<sub>HZ</sub>, t<sub>HZWE</sub>, and t<sub>LZWE</sub> including scope and jig)

### Note

<sup>24.</sup> Tested initially and after any design or process changes that may affect these parameters.



# Switching Characteristics for $V_{CC} = 1.8 \text{ V}$

Over the Operating Range

		CYDM256B16/CYDM	128B16/CYDM064B16		
Parameter [23]	Description	4	-55		
		Min	Max		
Read Cycle					
t <sub>RC</sub>	Read Cycle Time	55	_	ns	
t <sub>AA</sub>	Address to Data Valid	-	55	ns	
t <sub>OHA</sub>	Output Hold From Address Change	5	_	ns	
t <sub>ACE</sub> <sup>[24]</sup>	CE LOW to Data Valid	_	55	ns	
t <sub>DOF</sub>	OE LOW to Data Valid	_	30	ns	
t <sub>LZOE</sub> <sup>[25, 26, 27]</sup>	OE Low to Low Z	5	-	ns	
t <sub>HZOE</sub> <sup>[25, 26, 27]</sup>	OE HIGH to High Z	-	25	ns	
t <sub>I,ZCE</sub> [25, 26, 27]	CE LOW to Low Z	5	-	ns	
t <sub>HZCE</sub> <sup>[25, 26, 27]</sup>	CE HIGH to High Z	-	25	ns	
t <sub>PU</sub> <sup>[27]</sup>	CE LOW to Power up	0	-	ns	
t <sub>PD</sub> <sup>[27]</sup>	CE HIGH to Power down	-	55	ns	
t <sub>ABE</sub> <sup>[24]</sup>	Byte Enable Access Time	-	55	ns	
Write Cycle				_	
t <sub>WC</sub>	Write Cycle Time	55	_	ns	
t <sub>SCE</sub> <sup>[24]</sup>	CE LOW to Write End	45	-	ns	
t <sub>AW</sub>	Address Valid to Write End	45	-	ns	
t <sub>HA</sub>	Address Hold From Write End	0	-	ns	
t <sub>SA</sub> <sup>[24]</sup>	Address Setup to Write Start	0	-	ns	
t <sub>PWE</sub>	Write Pulse Width	40	-	ns	
t <sub>SD</sub>	Data Setup to Write End	30	-	ns	
t <sub>HD</sub>	Data Hold From Write End	0	_	ns	
t <sub>HZWE</sub> <sup>[26, 27]</sup>	R/W LOW to High Z	-	25	ns	
t <sub>LZWE</sub> <sup>[26, 27]</sup>	R/W HIGH to Low Z	0	-	ns	
t <sub>WDD</sub> <sup>[28]</sup>	Write Pulse to Data Delay	-	80	ns	
t <sub>DDD</sub> <sup>[28]</sup>	Write Data Valid to Read Data Valid	_	80	ns	

### Notes

<sup>23.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC</sub>/2, input pulse levels of 0 to V<sub>CC</sub>, and output loading of the specified I<sub>OI</sub>/I<sub>OH</sub> and 30 pF load capacitance.

24. To access RAM, CE = L, UB = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire t<sub>SCE</sub> time.

<sup>25.</sup> At any temperature and voltage condition for any device, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZOE</sub> is less than t<sub>LZCE</sub>.

26. Test conditions used are Load 3.

27. This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

<sup>28.</sup> For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.



# Switching Characteristics for $V_{CC}$ = 1.8 V (continued)

Over the Operating Range

		CYDM256B16/CYDM	128B16/CYDM064B16		
Parameter [23]	Description	-4	-55		
		Min	Max		
Busy Timing <sup>[29]</sup>				•	
t <sub>BLA</sub>	BUSY LOW from Address Match	-	45	ns	
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch	_	45	ns	
t <sub>BLC</sub>	BUSY LOW from CE LOW	_	45	ns	
t <sub>BHC</sub>	BUSY HIGH from CE HIGH	_	45	ns	
t <sub>PS</sub> <sup>[30]</sup>	Port Setup for Priority	5	-	ns	
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0	-	ns	
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	35	-	ns	
t <sub>BDD</sub> <sup>[31]</sup>	BUSY HIGH to Data Valid	_	40	ns	
Interrupt Timing	p <sup>[29]</sup>			•	
t <sub>INS</sub>	INT Set Time	_	45	ns	
t <sub>INR</sub>	INT Reset Time	_	45	ns	
Semaphore Tim	ing				
t <sub>SOP</sub>	SEM Flag Update Pulse (OE or SEM)	15	_	ns	
t <sub>SWRD</sub>	SEM Flag Write to Read Time	10	-	ns	
t <sub>SPS</sub>	SEM Flag Contention Window	10	-	ns	
t <sub>SAA</sub>	SEM Address Access Time	-	55	ns	

**Notes** 29. Test conditions used are Load 2. 30. Add 2 ns to this parameter if  $V_{CC}$  and  $V_{DDIOR}$  are <1.8 V, and  $V_{DDIOL}$  is >2.5 V at temperature <0 °C. 31.  $t_{BDD}$  is a calculated parameter and is the greater of  $t_{WDD} - t_{PWE}$  (actual) or  $t_{DDD} - t_{SD}$  (actual).



# Switching Characteristics for $V_{CC}$ = 2.5 V

Over the Operating Range

		CYDM256B16/CYDM	CYDM256B16/CYDM128B16/CYDM064B16		
Parameter	Description	4	55	Unit	
		Min	Max		
Read Cycle				•	
t <sub>RC</sub>	Read Cycle Time	55	_	ns	
t <sub>AA</sub>	Address to Data Valid	-	55	ns	
t <sub>OHA</sub>	Output Hold From Address Change	5	_	ns	
t <sub>ACE</sub> <sup>[32]</sup>	CE LOW to Data Valid	_	55	ns	
t <sub>DOE</sub>	OE LOW to Data Valid	_	30	ns	
t <sub>LZOE</sub> [33, 34, 35]	OE Low to Low Z	2	-	ns	
t <sub>HZOE</sub> [33, 34, 35]	OE HIGH to High Z	-	25	ns	
t <sub>LZCE</sub> [33, 34, 35]	CE LOW to Low Z	2	-	ns	
t <sub>HZCE</sub> [33, 34, 35]	CE HIGH to High Z	-	25	ns	
t <sub>PU</sub> <sup>[35]</sup>	CE LOW to Power up	0	-	ns	
t <sub>PD</sub> <sup>[35]</sup>	CE HIGH to Power down	-	55	ns	
t <sub>ABE</sub> <sup>[32]</sup>	Byte Enable Access Time	-	55	ns	
Write Cycle					
t <sub>WC</sub>	Write Cycle Time	55	-	ns	
t <sub>SCE</sub> <sup>[32]</sup>	CE LOW to Write End	45	-	ns	
t <sub>AW</sub>	Address Valid to Write End	45	-	ns	
t <sub>HA</sub>	Address Hold From Write End	0	-	ns	
t <sub>SA</sub> <sup>[32]</sup>	Address Setup to Write Start	0	-	ns	
t <sub>PWE</sub>	Write Pulse Width	40	-	ns	
t <sub>SD</sub>	Data Setup to Write End	30	-	ns	
t <sub>HD</sub>	Data Hold From Write End	0	-	ns	
t <sub>HZWE</sub> [34, 35]	R/W LOW to High Z	-	25	ns	
t <sub>LZWE</sub> [34, 35]	R/W HIGH to Low Z	0	-	ns	
t <sub>WDD</sub> <sup>[36]</sup>	Write Pulse to Data Delay	-	80	ns	
t <sub>DDD</sub> <sup>[36]</sup>	Write Data Valid to Read Data Valid	_	80	ns	

### Notes

<sup>32.</sup> To access RAM,  $\overline{\text{CE}}$  = L,  $\overline{\text{UB}}$  = L,  $\overline{\text{SEM}}$  = H. To access semaphore,  $\overline{\text{CE}}$  = H and  $\overline{\text{SEM}}$  = L. Either condition must be valid for the entire t<sub>SCE</sub> time.

<sup>33.</sup> At any temperature and voltage condition for any device,  $t_{HZCE}$  is less than  $t_{LZCE}$  and  $t_{HZOE}$  is less than  $t_{LZOE}$ .

<sup>34.</sup> Test conditions used are Load 3.

<sup>35.</sup> This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

<sup>36.</sup> For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.



# Switching Characteristics for $V_{CC} = 2.5 V$ (continued)

Over the Operating Range

		CYDM256B16/CYDM	128B16/CYDM064B16		
Parameter	Description	4	Unit		
		Min	Max	/lax	
Busy Timing <sup>[37</sup>	1				
t <sub>BLA</sub>	BUSY LOW from Address Match	_	45	ns	
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch	_	45	ns	
t <sub>BLC</sub>	BUSY LOW from CE LOW	-	45	ns	
t <sub>BHC</sub>	BUSY HIGH from CE HIGH	-	45	ns	
t <sub>PS</sub> <sup>[38]</sup>	Port Setup for Priority	5	_	ns	
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0	_	ns	
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	35	-	ns	
t <sub>BDD</sub> <sup>[39]</sup>	BUSY HIGH to Data Valid	_	40	ns	
Interrupt Timin	<b>g</b> <sup>[37]</sup>			•	
t <sub>INS</sub>	INT Set Time	_	45	ns	
t <sub>INR</sub>	INT Reset Time	_	45	ns	
Semaphore Tin	ning			1	
t <sub>SOP</sub>	SEM Flag Update Pulse (OE or SEM)	15	_	ns	
t <sub>SWRD</sub>	SEM Flag Write to Read Time	10	-	ns	
t <sub>SPS</sub>	SEM Flag Contention Window	10	_	ns	
t <sub>SAA</sub>	SEM Address Access Time	_	55	ns	

**Notes** 37. Test conditions used are Load 2. 38. Add 2 ns to this parameter if  $V_{CC}$  and  $V_{DDIOR}$  are <1.8 V, and  $V_{DDIOL}$  is >2.5 V at temperature <0 °C. 39.  $t_{BDD}$  is a calculated parameter and is the greater of  $t_{WDD} - t_{PWE}$  (actual) or  $t_{DDD} - t_{SD}$  (actual).



# Switching Characteristics for $V_{CC} = 3.0 \text{ V}$

Over the Operating Range

		CYDM256B16/CYDM	CYDM256B16/CYDM128B16/CYDM064B16			
Parameter	Description	4	Unit			
		Min	Max	7		
Read Cycle	•	·		•		
t <sub>RC</sub>	Read Cycle Time	55	_	ns		
t <sub>AA</sub>	Address to Data Valid	_	55	ns		
t <sub>OHA</sub>	Output Hold From Address Change	5	_	ns		
t <sub>ACE</sub> <sup>[40]</sup>	CE LOW to Data Valid	_	55	ns		
t <sub>DOE</sub>	OE LOW to Data Valid	-	30	ns		
t <sub>LZOE</sub> [41, 42, 43]	OE Low to Low Z	1	_	ns		
t <sub>HZOE</sub> [41, 42, 43]	OE HIGH to High Z	-	25	ns		
t <sub>LZCE</sub> <sup>[41, 42, 43]</sup>	CE LOW to Low Z	1	-	ns		
t <sub>HZCE</sub> <sup>[41, 42, 43]</sup>	CE HIGH to High Z	-	25	ns		
t <sub>PU</sub> <sup>[43]</sup>	CE LOW to Power up	0	-	ns		
t <sub>PD</sub> <sup>[43]</sup>	CE HIGH to Power down	_	55	ns		
t <sub>ABE</sub> <sup>[40]</sup>	Byte Enable Access Time	_	55	ns		
Write Cycle		<u>.</u>		•		
t <sub>WC</sub>	Write Cycle Time	55	_	ns		
t <sub>SCE</sub> <sup>[40]</sup>	CE LOW to Write End	45	-	ns		
t <sub>AW</sub>	Address Valid to Write End	45	_	ns		
t <sub>HA</sub>	Address Hold From Write End	0	_	ns		
t <sub>SA</sub> <sup>[40]</sup>	Address Setup to Write Start	0	_	ns		
t <sub>PWE</sub>	Write Pulse Width	40	-	ns		
t <sub>SD</sub>	Data Setup to Write End	30	_	ns		
t <sub>HD</sub>	Data Hold From Write End	0	-	ns		
t <sub>HZWE</sub> <sup>[42, 43]</sup>	$R/\overline{W}$ LOW to High Z	_	25	ns		
t <sub>LZWE</sub> <sup>[42, 43]</sup>	R/W HIGH to Low Z	0	_	ns		
t <sub>WDD</sub> <sup>[44]</sup>	Write Pulse to Data Delay	-	80	ns		
t <sub>DDD</sub> <sup>[44]</sup>	Write Data Valid to Read Data Valid	-	80	ns		

### Notes

<sup>40.</sup> To access RAM, CE = L, UB = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire t<sub>SCE</sub> time.

<sup>41.</sup> At any temperature and voltage condition for any device,  $t_{HZCE}$  is less than  $t_{LZCE}$  and  $t_{HZOE}$  is less than  $t_{LZOE}$ .

<sup>42.</sup> Test conditions used are Load 3.

<sup>43.</sup> This parameter is guaranteed but not tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

<sup>44.</sup> For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.



# Switching Characteristics for $V_{CC} = 3.0 V$ (continued)

Over the Operating Range

		CYDM256B16/CYDM	128B16/CYDM064B16	
Parameter	Description	4	Unit	
		Min	Max	
Busy Timing <sup>[45</sup>	1			•
t <sub>BLA</sub>	BUSY LOW from Address Match	_	45	ns
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch	_	45	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW	-	45	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH	-	45	ns
t <sub>PS</sub> <sup>[46]</sup>	Port Setup for Priority	5	-	ns
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0	-	ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	35	-	ns
t <sub>BDD</sub> <sup>[47]</sup>	BUSY HIGH to Data Valid	_	40	ns
Interrupt Timin	<b>g</b> <sup>[45]</sup>			•
t <sub>INS</sub>	INT Set Time	_	45	ns
t <sub>INR</sub>	INT Reset Time	_	45	ns
Semaphore Tin	ning			
t <sub>SOP</sub>	SEM Flag Update Pulse (OE or SEM)	15	-	ns
t <sub>SWRD</sub>	SEM Flag Write to Read Time	10	-	ns
t <sub>SPS</sub>	SEM Flag Contention Window	10	_	ns
t <sub>SAA</sub>	SEM Address Access Time	_	55	ns

**Notes** 45. Test conditions used are Load 2. 46. Add 2 ns to this parameter if  $V_{CC}$  and  $V_{DDIOR}$  are <1.8 V, and  $V_{DDIOL}$  is >2.5 V at temperature <0 °C. 47.  $t_{BDD}$  is a calculated parameter and is the greater of  $t_{WDD} - t_{PWE}$  (actual) or  $t_{DDD} - t_{SD}$  (actual).



# **Switching Waveforms**

Figure 3. Read Cycle No.1 (Either Port Address Access) [32, 33, 34]




Figure 4. Read Cycle No.2 (Either Port CE/OE Access) [32, 35, 36]





Figure 5. Read Cycle No. 3 (Either Port)  $^{[32,\;34,\;37,\;38]}$ 



### Notes

- 32. R/W is HIGH for read cycles.
  33. <u>Device</u> is continuously selected  $\overline{CE} = V_{|L}$  and  $\overline{UB}$  or  $\overline{LB} = V_{|L}$ . This waveform cannot be used for semaphore reads.
- 34.  $\overline{OE} = V_{IL}$ .
- 35. Address valid before or coincident with CE transition LOW.

  36. To access RAM, CE = V<sub>IL</sub>, UB or LB = V<sub>IL</sub>, SEM = V<sub>IH</sub>. To access semaphore, CE = V<sub>IH</sub>, SEM = V<sub>IL</sub>.

  37. R/W must be HIGH during all address transitions.
- 38. A write occurs during the overlap (t<sub>SCE</sub> or t<sub>PWE</sub>) of a LOW  $\overline{\text{CE}}$  or  $\overline{\text{SEM}}$  and a LOW  $\overline{\text{UB}}$  or  $\overline{\text{LB}}$ .



Figure 6. Write Cycle No.1: R/W Controlled Timing [39, 40, 41, 42, 43, 44]





Figure 7. Write Cycle No. 2:  $\overline{\text{CE}}$  Controlled Timing [39, 40, 41, 46]



- 39. R/W must be HIGH during all address transitions.

  40. A write occurs during the overlap (t<sub>SCE</sub> or t<sub>PWE</sub>) of <u>a LOW CE</u> or <u>SEM</u> and a LOW <u>UB</u> or <u>LB</u>.

  41. t<sub>HA</sub> is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
- 42. If  $\overline{OE}$  is LOW during a R/W controlled write cycle, the write pulse width must be the larger of  $t_{PWE}$  or  $(t_{HZWE} + t_{SD})$  to allow the I/O drivers to turn off and data to be placed on the bus for the required t<sub>SD</sub>. If  $\overline{\text{OE}}$  is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t<sub>PWE</sub>.
- 43. To access RAM,  $\overline{\text{CE}}$  =  $V_{\text{IL}}$ ,  $\overline{\text{SEM}}$  =  $V_{\text{IH}}$ .
- 44. To access upper byte,  $\overline{CE} = V_{IL}$ ,  $\overline{UB} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ . To access lower byte,  $\overline{CE} = V_{IL}$ ,  $\overline{LB} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ .
- 45. Transition is measured ±0 mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100% tested.
- 46. During this period, the I/O pins are in the output state, and input signals must not be applied.



Figure 8. Semaphore Read After Write Timing (Either Side) [47, 48]





Figure 9. Timing Diagram of Semaphore Contention [49, 50]



<sup>47.</sup> If the  $\overline{\text{CE}}$  or  $\overline{\text{SEM}}$  LOW transition occurs simultaneously with or after the  $\overline{\text{R/W}}$  LOW transition, the outputs remain in the high impedance state.

48.  $\overline{\text{CE}}$  = HIGH for the duration of the above timing (both write and read cycle).

49.  $\overline{\text{IO}}_{0R}$  =  $\overline{\text{IO}}_{0L}$  = LOW (request semaphore);  $\overline{\text{CE}}_{R}$  =  $\overline{\text{CE}}_{L}$  = HIGH.

50. If t<sub>SPS</sub> is violated, the semaphore is definitely obtained by one side or the other, but the side that gets the semaphore cannot be predicted.



Figure 10. Timing Diagram of Read with  $\overline{BUSY}$  (M/S = HIGH) [51]




Figure 11. Write Timing with Busy Input ( $M/\overline{S} = LOW$ )






Figure 12. Busy Timing Diagram No.1 (CE Arbitration)





Figure 13. Busy Timing Diagram No.2 (Address Arbitration) [52]

### Left Address Valid First




### Note

<sup>52.</sup> If  $t_{PS}$  is violated, the busy signal is asserted on one side or the other, but there is no guarantee to which side  $\overline{\text{BUSY}}$  is asserted.



Figure 14. Interrupt Timing Diagrams



### Notes

**Notes**  $53.\,t_{HA}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R \overline{M}_L)$  is deasserted first.  $54.\,t_{INS}$  or  $t_{INR}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R/M_L)$  is asserted last.



# **Ordering Information**

## 16K × 16 1.8 V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CYDM256B16-55BVXC	BZ100	100-ball 0.5 mm Pitch BGA Pb-free	Commercial
55	CYDM256B16-55BVXI	BZ100	100-ball 0.5 mm Pitch BGA Pb-free	Industrial


## 8K × 16 1.8 V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CYDM128B16-55BVXC	BZ100	100-ball 0.5 mm Pitch BGA Pb-free	Commercial
55	CYDM128B16-55BVXI	BZ100	100-ball 0.5 mm Pitch BGA Pb-free	Industrial

## 4K × 16 1.8 V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CYDM064B16-55BVXC	BZ100	100-ball 0.5 mm Pitch BGA Pb-free	Commercial
55	CYDM064B16-55BVXI	BZ100	100-ball 0.5 mm Pitch BGA Pb-free	Industrial


## **Ordering Code Definitions**






# **Package Diagram**


Figure 15. 100-ball VFBGA (6 × 6 × 1.0 mm) Package Outline, 51-85209





DIMENSIONS

0.25 BSC



BINEITOIOITO				
MIN.	NOM.	MAX.		
-	-	1.00		
0.16	-	-		
	6.00 BSC			
	6.00 BSC			
	4.50 BSC			
	4.50 BSC			
	10			
	10			
	100			
0.25	0.30	0.35		
	0.50 BSC			
0.50 BSC				
0.25 BSC				
	0.16			

### NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

  SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

  N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- ⚠ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- 6. "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

  WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW

  "SD" OR "SE" = 0.
  - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- 1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.
- 9. JEDEC SPECIFICATION NO. REF. : MO-195C.

51-85209 \*F

SE



# **Document History Page**

ocument ocument l	Title: CYDM Number: 00	064B16/CYI 1-00217	DM128B16/CYI	DM256B16, 1.8 V, 4K/8K/16K × 16 MoBL <sup>®</sup> Dual-Port Static RAM
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	369423	YDT	05/23/05	New data sheet.
*A	381721	YDT	See ECN	Updated Selection Guide for VCC = 2.5 V: Updated values of $I_{CC}$ , $I_{SB1}$ parameters. Updated Selection Guide for VCC = 3.0 V: Updated values of $I_{CC}$ , $I_{SB1}$ parameters. Updated Electrical Characteristics for VCC = 1.8 V: Updated values of $V_{OL}$ DDR parameter. Updated Electrical Characteristics for VCC = 2.5 V: Updated values of $V_{OL}$ DDR parameter. Updated values of $V_{OL}$ DDR parameter. Updated values of $V_{OL}$ Parameter. Updated Electrical Characteristics for VCC = 3.0 V: Updated values of $V_{OL}$ DDR parameter. Updated values of $V_{OL}$ DDR parameter. Updated values of $V_{OL}$ Parameter. Updated values of $V_{OL}$ Parameter.
*B	396697	KGH	See ECN	Updated Electrical Characteristics for VCC = 1.8 V: Fixed typo (Replaced $\mu$ A with mA in "Units" column for ISB2 and ISB4 parameters). Updated Electrical Characteristics for VCC = 2.5 V: Fixed typo (Replaced $\mu$ A with mA in "Units" column for ISB2 and ISB4 parameters). Updated Electrical Characteristics for VCC = 3.0 V: Fixed typo (Replaced $\mu$ A with mA in "Units" column for ISB2 and ISB4 parameters). Updated Switching Characteristics for VCC = 1.8 V: Changed value of t <sub>INS</sub> and t <sub>INR</sub> parameters corresponding to 55 ns speed bi from 28 ns to 31 ns.
*C	404777	KGH	See ECN	Removed 35 ns speed bin related information in all instances across the document. Added 40 ns speed bin related information in all instances across the document. Updated Electrical Characteristics for VCC = 1.8 V: Updated details in "Description" column of $V_{OH}$ and $V_{OL}$ parameters (Update $I_{OH}$ and $I_{OL}$ values). Updated Electrical Characteristics for VCC = 2.5 V: Updated details in "Description" column of $V_{OH}$ and $V_{OL}$ parameters (Update $I_{OH}$ and $I_{OL}$ values). Updated Electrical Characteristics for VCC = 3.0 V: Updated details in "Description" column of $V_{OH}$ and $V_{OL}$ parameters (Update $I_{OH}$ and $I_{OL}$ values). Updated Switching Characteristics for VCC = 1.8 V: Added Note 30 and referred the same note in $I_{PS}$ parameter. Updated Switching Characteristics for VCC = 2.5 V: Replaced TBD with values. Added Note 38 and referred the same note in $I_{PS}$ parameter. Updated Switching Characteristics for VCC = 3.0 V: Replaced TBD with values. Added Note 46 and referred the same note in $I_{PS}$ parameter. Updated Ordering Information: Updated part numbers.
*D	426637	KGH	See ECN	Updated Ordering Information: Updated part numbers.



# **Document History Page** (continued)

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*E	733676	НКН	See ECN	Updated Functional Overview: Updated Power Supply: Fixed typo (Replaced 3.3 V with 3.0 V). Updated Switching Characteristics for VCC = 1.8 V: Updated maximum value of $t_{DDD}$ parameter (to be consistent with value of $t_{WDD}$ parameter). Updated Switching Characteristics for VCC = 2.5 V: Updated maximum value of $t_{DDD}$ parameter (to be consistent with value of $t_{WDD}$ parameter). Updated Switching Characteristics for VCC = 3.0 V: Updated maximum value of $t_{DDD}$ parameter (to be consistent with value of $t_{WDD}$ parameter).
*F	2545957	OGC / AESA	07/31/2008	Removed 40 ns speed bin related information in all instances across the document. Updated to new template.
*G	2920132	OGC	04/26/10	Updated Document Title to read as "CYDM064B16, CYDM128B16, CYDM256B16 1.8V 4K/8K/16K × 16 MoBL® Dual-Port Static RAM". Removed references of × 8 part in all instances across the document.
*H	3183900	ESH	02/28/11	Added Ordering Code Definitions under Ordering Information.
*	4303480	HBM	03/10/2014	Updated to new template. Completing Sunset Review.
*J	5677663	НВМ	03/30/2017	Updated Package Diagram: spec 51-85209 – Changed revision from *D to *F. Updated to new template. Completing Sunset Review.



# Sales, Solutions, and Legal Information

## **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/mcu

cypress.com/psoc

### **Products**

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

Microcontrollers
PSoC

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

## PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

## **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2005–2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-00217 Rev. \*J Revised March 30, 2017 Page 33 of 33