

8-CHANNEL CONSTANT-CURRENT LED SINK DRIVERS

Check for Samples: TLC5916, TLC5917

FEATURES


- Eight Constant-Current Output Channels
- Output Current Adjusted Through Single External Resistor
- Constant Output Current Range:
 3 mA to 120 mA per Channel
- Constant Output Current Invariant to Load Voltage Change
- Open Load, Short Load and Overtemperature Detection
- 256-Step Programmable Global Current Gain
- Excellent Output Current Accuracy:
 - Between Channels: < ±3% (Max)
 - Between ICs: < ±6% (Max)
- Fast Response of Output Current
- 30-MHz Clock Frequency
- Schmitt-Trigger Input
- 3.3-V or 5-V Supply Voltage
- Maximum LED Voltage 20-V
- Thermal Shutdown for Overtemperature Protection

APPLICATIONS

- General LED Lighting Applications
- LED Display Systems
- LED Signage
- Automotive LED Lighting
- White Goods
- Gaming Machines/Entertainment

ABSTRACT

The TLC5916 / TLC5917 Constant-Current LED Sink Drivers are designed to work alone or cascaded. Since each output is independently controlled, they can be programmed to be on or off by the user. The high LED voltage (VLED) allows for the use of a single LED per output or multiple LEDs on a single string. With independently controlled outputs supplied with constant current, the LEDs can be combined in parallel to create higher currents on a single string. The constant sink current for all channels is set through a single external resistor. This allows different LED drivers in the same application to sink various currents which provides optional implementation of multi-color LEDs. An additional advantage of the independent outputs is the ability to leave unused channels floating. The flexibility of the TLC5916 / TLC5917 LED drivers is ideal for applications such as (but not limited to): 7-segment displays, scrolling single color displays, gaming machines, white goods, video billboards and video panels.



Single Implementation of TLC5916/TLC5917
Device



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DESCRIPTION/ORDERING INFORMATION

The TLC5916/TLC5917 is designed for LED displays and LED lighting applications with constant-current control and open-load, shorted-load, and overtemperature detection. The TLC5916/TLC5917 contains an 8-bit shift register and data latches, which convert serial input data into parallel output format. At the output stage, eight regulated current ports are designed to provide uniform and constant current for driving LEDs within a wide range of LED Forward Voltage (VF) variations. Used in system design for LED display applications, e.g., LED panels, it provides great flexibility and device performance. Users can adjust the output current from 3 mA to 120 mA per channel through an external resistor, $R_{\rm ext}$, which gives flexibility in controlling the light intensity of LEDs. The devices are designed for up to 20 V at the output port. The high clock frequency, 30 MHz, also satisfies the system requirements of high-volume data transmission.

The TLC5916/TLC5917 provides two operation modes: Normal Mode and Special Mode. Normal mode is used for shifting LED data into and out of the driver. Special Mode includes two functions: Error Detection and Current Gain Control. The two operation modes include three phases: Normal Mode phase, Mode Switching transition phase, and Special Mode phase. The signal on the multiple function pin $\overline{\text{OE}}(\text{ED2})$ is monitored to determine the mode. When a one-clock-wide pulse appears on $\overline{\text{OE}}(\text{ED2})$, the device enters the Mode Switching phase. At this time, the voltage level on LE(ED1) determines which mode the TLC5916/TLC5917 switches to.

In the Normal Mode phase, the serial data can be transferred into TLC5916/TLC5917 via the pin SDI, shifted in the shift register, and transferred out via the pin SDO. LE(ED1) can latch the serial data in the shift register to the output latch. $\overline{OE}(ED2)$ enables the output drivers to sink current.

In the Special Mode phase, the low-voltage-level signal on $\overline{\text{OE}}(\text{ED2})$ can enable output channels and detect the status of the output current to determine if the driving current level is sufficient. The detected Error Status is loaded into the 8-bit shift register and shifted out via the pin SDO, synchronous to the CLK signal. The system controller can read the error status and determine if the LEDs are properly lit.

In the Special Mode phase, the TLC5916/TLC5917 allows users to adjust the output current level by setting a runtime-programmable Configuration Code. The code is sent into the TLC5916/TLC5917 via SDI. The positive pulse of LE(ED1) latches the code in the shift register into a built-in 8-bit configuration latch, instead of the output latch. The code affects the voltage at the terminal R-EXT and controls the output-current regulator. The output current can be finely adjusted by a gain ranging from 1/12 to 127/128 in 256 steps. Therefore, the current skew between ICs can be compensated within less than 1%. This feature is suitable for white balancing in LED color display panels.

SHORT TO V_{LED} PACKAGE⁽²⁾ T_A ORDERABLE PART NUMBER **TOP-SIDE MARKING DETECTION** PDIP - N Tube of 25 TLC5916IN TLC5916IN Tube of 40 TLC5916ID SOIC - D TLC5916I No Reel of 2500 TLC5916IDR Tube of 90 TLC5916IPW TSSOP - PW Y5916 Reel of 2000 TLC5916IPWR -40°C to 125°C PDIP - N Tube of 25 TLC5917IN TLC5917IN Tube of 40 TLC5917ID SOIC - D TLC5917I Yes Reel of 2500 TLC5917IDR Tube of 90 TLC5917IPW TSSOP - PW Y5917 Reel of 2000 TLC5917IPWR

Table 1. ORDERING INFORMATION⁽¹⁾

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.


Submit Documentation Feedback

© 2007–2011, Texas Instruments Incorporated

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.




BLOCK DIAGRAM





D, N, OR PW PACKAGE (TOP VIEW)



Terminal Descriptions

TERMINAL NAME	DESCRIPTION
CLK	Clock input for data shift on rising edge
GND	Ground for control logic and current sink
LE(ED1)	Data strobe input Serial data is transferred to the respective latch when LE(ED1) is high. The data is latched when LE(ED1) goes low. Also, a control signal input for an Error Detection Mode and Current Adjust Mode (see Timing Diagram). LE(ED1) has an internal pulldown.
OE(ED2)	Output enable. When $\overline{\text{OE}}(\text{ED2})$ is active (low), the output drivers are enabled; when $\overline{\text{OE}}(\text{ED2})$ is high, all output drivers are turned OFF (blanked). Also, a control signal input for an Error Detection Mode and Current Adjust Mode (see Figure 1). $\overline{\text{OE}}(\text{ED2})$ has an internal pullup.
OUT0-OUT7	Constant-current outputs
R-EXT	External Resistor - Connect an external resistor to ground to set the current for all outputs
SDI	Serial-data input to the Shift register
SDO	Serial-data output to the following SDI of next driver IC or to the microcontroller
VDD	Supply voltage

Table 2. Diagnostic Features

DEVICE ⁽¹⁾	OVERTEMPERATURE DETECTION	OPEN-LOAD DETECTION	SHORT TO GND DETECTION	SHORT TO V _{LED} DETECTION
TLC5916	X	X	X	
TLC5917	X	X	X	Х

(1) The device has one single error register for all these conditions (one error bit per channel).



Timing Diagram




Figure 1. Normal Mode

Table 3. Truth Table in Normal Mode

CLK	LE(ED1)	OE(ED2)	SDI	OUT0OUT7	SDO
↑	Н	L	Dn DnDn – 7		Dn – 7
↑	L	L	Dn + 1	No change	Dn – 6
↑	Н	L	Dn + 2	Dn + 2Dn – 5	Dn – 5
↓	X	L	Dn + 3	Dn + 2Dn – 5	Dn – 5
	X	Н	Dn + 3	Off	Dn – 5

The signal sequence shown in Figure 2 makes the TLC5916/TLC5917 enter Current Adjust and Error Detection Mode.




Figure 2. Switching to Special Mode



In the Current Adjust Mode, sending the positive pulse of LE(ED1), the content of the shift register (a current adjust code) is written to the 8-bit configuration latch (see Figure 3).




Figure 3. Writing Configuration Code

When the TLC5916/TLC5917 is in the Error Detection Mode, the signal sequence shown in Figure 4 enables a system controller to read error status codes through SDO.




Figure 4. Reading Error Status Code

The signal sequence shown in Figure 5 makes TLC5916/TLC5917 resume the Normal Mode. Switching to Normal Mode resets all internal Error Status registers. $\overline{OE}(ED2)$ always enables the output port, whether the TLC5916/TLC5917 enters Current Adjust Mode or not.




Figure 5. Switching to Normal Mode



Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{DD}	Supply voltage range		0	7	V
VI	Input voltage range		-0.4	$V_{DD} + 0.4$	V
Vo	Output voltage range		-0.5	20	V
f _{clk}	Clock frequency			25	MHz
I _{OUT}	Output current			120	mA
I _{GND}	GND terminal current			960	mA
T _A	Operating free-air temperature range		-40	125	°C
TJ	Operating junction temperature range		-40	150	°C
T _{stg}	Storage temperature range		-55	150	°C
ESD	Electrostatic discharge capability, V _(HBMESD)	100 pF, 1.5 kΩ		1.5	kV

THERMAL INFORMATION

			TLC5916			TLC5917			
	THERMAL METRIC ⁽¹⁾		16 PINS			16 PINS			
		D	N	PW	D	N	PW		
θ_{JA}	Junction-to-ambient thermal resistance	87.4	51.8	113.9	87.4	51.8	114.8		
θ_{JCtop}	Junction-to-case (top) thermal resistance	48.1	39.1	35.2	48.1	39.1	35.9		
θ_{JB}	Junction-to-board thermal resistance	44.4	31.8	59.2	44.4	31.8	59.8	°C // //	
ΨЈТ	Junction-to-top characterization parameter	12.5	23.9	1.3	12.5	23.9	1.3	°C/W	
ΨЈВ	Junction-to-board characterization parameter	44.2	31.7	58.5	44.2	31.7	59.2		
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	n/a	n.a		

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



Recommended Operating Conditions

		CO	CONDITIONS		MAX	UNIT
V_{DD}	Supply voltage			3	5.5	V
Vo	Supply voltage to output pins	OUT0-OUT7			20	V
	Output ourrent	DC toot circuit	V _O ≥ 0.6 V	3		A
IO	Output current	DC test circuit	V _O ≥ 1 V		120	mA
I _{OH}	High-level output current source	SDO shorted to GNI)	-1		mA
I _{OL}	Low-level output current sink	SDO shorted to V _{CC}	SDO shorted to V _{CC}			mA
V _{IH}	High-level input voltage	CLK, OE(ED2), LE(E	CLK, $\overline{\text{OE}}(\text{ED2})$, LE(ED1), and SDI		V_{DD}	V
V_{IL}	Low-level input voltage	CLK, OE(ED2), LE(E	ED1), and SDI	0	0.3 × V _{DD}	V

Recommended Timing

 V_{DD} = 3 V to 5.5 V (unless otherwise noted)

		CONDITIONS	MIN MAX	UNIT
t _{w(L)}	LE(ED1) pulse duration	Normal Mode	20	ns
t _{w(CLK)}	CLK pulse duration	Normal Mode	20	ns
	OF(FD2) and a direction	Normal Mode, I _{OUT} < 60 mA	500	
t _{w(OE)}	OE(ED2) pulse duration	Normal Mode, I _{OUT} > 60 mA	700	ns
t _{su(D)}	Setup time for SDI	Normal Mode	3	ns
t _{h(D)}	Hold time for SDI	Normal Mode	2	ns
t _{su(L)}	Setup time for LE(ED1)	Normal Mode	15	ns
t _{h(L)}	Hold time for LE(ED1)	Normal Mode	15	ns
t _{w(CLK)}	CLK pulse duration	Error Detection Mode	20	ns
t _{w(ED2)}	OE(ED2) pulse duration	Error Detection Mode	2000	ns
t _{su(ED1)}	Setup time for LE(ED1)	Error Detection Mode	4	ns
t _{h(ED1)}	Hold time for LE(ED1)	Error Detection Mode	10	ns
t _{su(ED2)}	Setup time for OE(ED2)	Error Detection Mode	6	ns
t _{h(ED2)}	Hold time for $\overline{\sf OE}({\sf ED2})$	Error Detection Mode	10	ns
f _{CLK}	Clock frequency	Cascade operation	30	MHz



Electrical Characteristics

 V_{DD} = 3 V, T_J = -40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{DD}	Input voltage			3		5.5	V
Vo	Supply voltage to the output pins					20	V
	0.1.1.	V _O ≥ 0.6 V		3			
l _O	Output current	V _O ≥ 1 V				120	mA
I _{OH}	High-level output current, source			-1			mA
I _{OL}	Low-level output current, sink			1			mA
V _{IH}	High-level input voltage			0.7 × V _{DD}		V_{DD}	V
V _{IL}	Low-level input voltage			GND		0.3 × V _{DD}	V
	Outrat lead and assessment	., 47.1/	$T_J = 25^{\circ}C$			0.5	^
l _{leak}	Output leakage current	V _{OH} = 17 V	T _J = 125°C			2	μA
V _{OH}	High-level output voltage	SDO, $I_{OL} = -1 \text{ mA}$		V _{DD} – 0.4			V
V _{OL}	Low-level output voltage	SDO, I _{OH} = 1 mA				0.4	V
	Output current 1	V _{OUT} = 0.6 V, R _{ext} CG = 0.992	= 720 Ω,		26		mA
I _{O(1)}	Output current error, die-die	$I_{OL} = 26 \text{ mA}, V_{O} = T_{J} = 25^{\circ}\text{C}$	0.6 V, $R_{ext} = 720 \Omega$,		±3	±6	%
	Output current skew, channel-to-channel	$I_{OL} = 26 \text{ mA}, V_{O} = T_{J} = 25^{\circ}\text{C}$	0.6 V, $R_{ext} = 720 \Omega$,		±1.5	±3	%
	Output current 2	$V_0 = 0.8 \text{ V}, R_{\text{ext}} =$	360 Ω, CG = 0.992		52		mA
I _{O(2)}	Output current error, die-die	$I_{OL} = 52 \text{ mA}, V_{O} = T_{J} = 25^{\circ}\text{C}$	0.8 V, $R_{ext} = 360 \Omega$,		±2	±6	%
- ()	Output current skew, channel-to-channel		0.8 V, $R_{ext} = 360 \Omega$,		±1.5	±3	%
		$V_0 = 1 \text{ V to 3 V, I}_0$	_O = 26 mA		±0.1		
I _{OUT} vs V _{OUT}	Output current vs output voltage regulation	$V_{DD} = 3.0 \text{ V to } 5.5$ $I_{O} = 26 \text{ mA}/120 \text{ m/s}$			±1		%/V
	Pullup resistance	OE(ED2)			500		kΩ
	Pulldown resistance	LE(ED1)			500		kΩ
T _{sd}	Overtemperature shutdown ⁽²⁾			150	175	200	°C
T _{hys}	Restart temperature hysteresis (2)				15		°C
I _{OUT,Th}	Threshold current for open error detection	I _{OUT,target} = 3 mA to	o 120 mA		0.5 × I _{target}		%
$V_{\text{OUT,TTh}}$	Trigger threshold voltage for short-error detection (TLC5917 only)	I _{OUT,target} = 3 mA to 120 mA		2.5	2.7	3.1	V
V _{OUT, RTh}	Return threshold voltage for short-error detection (TLC5917 only)	I _{OUT,target} = 3 mA to	o 120 mA	2.2			V
		R _{ext} = Open			5	10	
	Complex compact	$R_{\text{ext}} = 720 \ \Omega$			8	14	A
I_{DD}	Supply current	$R_{\text{ext}} = 360 \ \Omega$			11	18	mA
		$R_{ext} = 180 \Omega$			16	22	

Typical values represent the likely parametric nominal values determined at the time of characterization. Typical values depend on the application and configuration and may vary over time. Typical values are not ensured on production material. Specified by design.



Electrical Characteristics

 $V_{DD} = 5.5 \text{ V}, T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C} \text{ (unless otherwise noted)}$

	PARAMETER	TEST C	ONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{DD}	Input voltage			3		5.5	V
Vo	Supply voltage to the output pins					20	V
	Outroot	V _O ≥ 0.6 V		3			1
I _O	Output current	V _O ≥ 1 V				120	mA
I _{OH}	High-level output current, source			-1			mA
I _{OL}	Low-level output current, sink			1			mA
V_{IH}	High-level input voltage			$0.7 \times V_{DD}$		V_{DD}	V
V _{IL}	Low-level input voltage			GND		0.3 × V _{DD}	V
_	Output lookage current	\/ 47.\/	$T_J = 25^{\circ}C$			0.5	
I _{leak}	Output leakage current	V _{OH} = 17 V	$T_J = 125^{\circ}C$			2	μA
V_{OH}	High-level output voltage	SDO, $I_{OL} = -1 \text{ m}$	4	$V_{DD} - 0.4$			V
V_{OL}	Low-level output voltage	SDO, I _{OH} = 1 mA				0.4	V
	Output current 1	$V_{OUT} = 0.6 \text{ V}, R_{ex}$ CG = 0.992	$\alpha_{\rm t} = 720 \ \Omega,$		26		mA
I _{O(1)}	Output current error, die-die	$I_{OL} = 26 \text{ mA}, V_{O} = T_{J} = 25^{\circ}\text{C}$	= 0.6 V, R_{ext} = 720 Ω ,		±3	±6	%
	Output current skew, channel-to-channel	$I_{OL} = 26 \text{ mA}, V_{O} = T_{J} = 25^{\circ}\text{C}$	= 0.6 V, R_{ext} = 720 Ω ,		±1.5	±3	%
	Output current 2	$V_0 = 0.8 \text{ V}, R_{\text{ext}} =$	= 360 Ω, CG = 0.992		52		mA
I _{O(2)}	Output current error, die-die	I _{OL} = 52 mA, V _O : T _J = 25°C	= 0.8 V, R_{ext} = 360 Ω ,		±2	±6	%
, ,	Output current skew, channel-to-channel	I _{OL} = 52 mA, V _O : T _J = 25°C	= 0.8 V, R_{ext} = 360 Ω ,		±1.5	±3	%
1	Out and a common of our	$V_O = 1 V \text{ to } 3 V$,	I _O = 26 mA		±0.1		
I _{OUT} vs V _{OUT}	Output current vs output voltage regulation	$V_{DD} = 3.0 \text{ V to } 5.0 \text{ J}_{O} = 26 \text{ mA}/120 \text{ m}$	5 V, nA		±1		%/V
	Pullup resistance	OE(ED2),			500		kΩ
	Pulldown resistance	LE(ED1),			500		kΩ
T _{sd}	Overtemperature shutdown ⁽²⁾			150	175	200	°C
T _{hys}	Restart temperature hysteresis (2)				15		°C
$I_{OUT,Th}$	Threshold current for open error detection	I _{OUT,target} = 3 mA	to 120 mA		0.5 × I _{target}		%
$V_{\text{OUT,TTh}}$	Trigger threshold voltage for short-error detection (TLC5917 only)	I _{OUT,target} = 3 mA	to 120 mA	2.5	2.7	3.1	V
V _{OUT, RTh}	Return threshold voltage for short-error detection (TLC5917 only)	I _{OUT,target} = 3 mA	to 120 mA	2.2			V
		R _{ext} = Open			6	10	
	Complex compant	R _{ext} = 720 Ω			11	14	A
I _{DD}	Supply current	R _{ext} = 360 Ω			13	18	mA
		R _{ext} = 180 Ω			19	24	

Typical values represent the likely parametric nominal values determined at the time of characterization. Typical values depend on the application and configuration and may vary over time. Typical values are not ensured on production material. Specified by design.

Product Folder Link(s): TLC5916 TLC5917



Switching Characteristics

 $V_{DD} = 3 \text{ V}, T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C} \text{ (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLH1}	Low-to-high propagation delay time, CLK to OUTn		40	65	95	ns
t _{PLH2}	Low-to-high propagation delay time, LE(ED1) to OUTn	-	40	65	95	ns
t _{PLH3}	Low-to-high propagation delay time, $\overline{\text{OE}}(\text{ED2})$ to $\overline{\text{OUTn}}$		40	65	95	ns
PLH4	Low-to-high propagation delay time, CLK to SDO		12	20	30	ns
PHL1	High-to-low propagation delay time, CLK to OUTn			300	365	ns
PHL2	High-to-low propagation delay time, LE(ED1) to OUTn			300	365	ns
PHL3	High-to-low propagation delay time, $\overline{\text{OE}}(\text{ED2})$ to $\overline{\text{OUTn}}$			300	365	ns
PHL4	High-to-low propagation delay time, CLK to SDO		12	20	30	ns
w(CLK)	Pulse duration, CLK		20			ns
·w(L)	Pulse duration, LE(ED1)		20			ns
w(OE)	Pulse duration, OE(ED2)	V - V - CND	500			ns
w(ED2)	Pulse duration, OE(ED2) in Error Detection Mode	$V_{IH} = V_{DD}, V_{IL} = GND,$ $R_{ext} = 360 \Omega, V_{L} = 4 V,$	2			μs
h(ED1,ED2)	Hold time, LE(ED1) and OE(ED2)	$R_L = 44 \Omega, C_L = 10 pF,$	10			ns
h(D)	Hold time, SDI	CG = 0.992	2			ns
su(D,ED1)	Setup time, SDI, LE(ED1)		3			ns
su(ED2)	Setup time, OE(ED2)		8.5			ns
h(L)	Hold time, LE(ED1), Normal Mode		15			ns
su(L)	Setup time, LE(ED1), Normal Mode		15			ns
r	Rise time, CLK ⁽²⁾				500	ns
f	Fall time, CLK ⁽²⁾				500	ns
or	Rise time, outputs (off)		40	85	105	ns
or	Rise time, outputs (off), T _J = 25°C			83	100	ns
of	Rise time, outputs (on)		100	280	370	ns
of	Rise time, outputs (on), T _J = 25°C			170	225	ns
CLK	Clock frequency	Cascade operation			30	MHz

⁽¹⁾ Typical values represent the likely parametric nominal values determined at the time of characterization. Typical values depend on the application and configuration and may vary over time. Typical values are not ensured on production material.

⁽²⁾ If the devices are connected in cascade and t_r or t_f is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.



Switching Characteristics

 V_{DD} = 5.5 V, T_{J} = -40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PLH1}	Low-to-high propagation delay time, CLK to OUTn		40	65	95	ns
t _{PLH2}	Low-to-high propagation delay time, LE(ED1) to OUTn		40	65	95	ns
t _{PLH3}	Low-to-high propagation delay time, $\overline{\text{OE}}(\text{ED2})$ to $\overline{\text{OUTn}}$		40	65	95	ns
t _{PLH4}	Low-to-high propagation delay time, CLK to SDO		8	20	30	ns
t _{PHL1}	High-to-low propagation delay time, CLK to OUTn			300	365	ns
t _{PHL2}	High-to-low propagation delay time, LE(ED1) to OUTn			300	365	ns
t _{PHL3}	High-to-low propagation delay time, $\overline{\text{OE}}(\text{ED2})$ to $\overline{\text{OUTn}}$			300	365	ns
t _{PHL4}	High-to-low propagation delay time, CLK to SDO		8	20	30	ns
t _{w(CLK)}	Pulse duration, CLK		20			ns
t _{w(L)}	Pulse duration, LE(ED1)		20			ns
t _{w(OE)}	Pulse duration, OE(ED2)	\	500			ns
t _{w(ED2)}	Pulse duration, OE(ED2) in Error Detection Mode	$V_{IH} = V_{DD}, V_{IL} = GND,$ $R_{ext} = 360 \Omega, V_{L} = 4 V,$	2			μs
t _{h(D,ED1,ED2)}	Hold time, SDI, LE(ED1), and $\overline{\text{OE}}(\text{ED2})$	$R_L = 44 \Omega, C_L = 10 pF,$	10			ns
t _{h(D)}	Hold time, SDI	CG = 0.992	2			ns
t _{su(D,ED1)}	Setup time, SDI, LE(ED1)		3			ns
t _{su(ED2)}	Setup time, $\overline{\text{OE}}(\text{ED2})$		8.5			ns
t _{h(L)}	Hold time, LE(ED1), Normal Mode		15			ns
t _{su(L)}	Setup time, LE(ED1), Normal Mode		15			ns
t _r	Rise time, CLK ⁽²⁾				500	ns
t _f	Fall time, CLK ⁽²⁾				500	ns
t _{or}	Rise time, outputs (off)		40	85	105	ns
t _{or}	Rise time, outputs (off), T _J = 25°C			83	100	ns
t _{of}	Rise time, outputs (on)		100	280	370	ns
t _{of}	Rise time, outputs (on), T _J = 25°C			170	225	ns
f _{CLK}	Clock frequency	Cascade operation			30	MHz

⁽¹⁾ Typical values represent the likely parametric nominal values determined at the time of characterization. Typical values depend on the application and configuration and may vary over time. Typical values are not ensured on production material.

⁽²⁾ If the devices are connected in cascade and t_r or t_f is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.



PARAMETER MEASUREMENT INFORMATION




Figure 6. Test Circuit for Electrical Characteristics




Figure 7. Test Circuit for Switching Characteristics



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 8. Normal Mode Timing Waveforms



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 9. Switching to Special Mode Timing Waveforms




Figure 10. Reading Error Status Code Timing Waveforms






Figure 11. Response Time, CLK to $\overline{\text{OUTn}}$




Figure 12. Response Time, $\overline{\text{OE}}$ to $\overline{\text{OUT1}}$






Figure 13. Response Time, OE to OUT7




Figure 14. Output Current vs Output Voltage



APPLICATION INFORMATION

Operating Principles

Constant Current

In LED display applications, TLC5916/TLC5917 provides nearly no current variations from channel to channel and from IC to IC. While 5 mA \leq I_{OUT} \leq 100 mA, the maximum current skew between channels is less than $\pm 3\%$ and between ICs is less than $\pm 6\%$.

Adjusting Output Current

TLC5916/TLC5917 scales up the reference current, I_{ref} , set by the external resistor R_{ext} to sink a current, I_{out} , at each output port. Users can follow the below formulas to calculate the target output current $I_{OUT,target}$ in the saturation region. In the equations,

 R_{ext} is the resistance of the external resistor connected between the R-EXT terminal and ground and $V_{\text{R-EXT}}$ is the voltage of R-EXT, which is controlled by the programmable voltage gain (VG). VG is defined by the Configuration Code.

$$\begin{split} &V_{R\text{-EXT}} = 1.26 \text{ V} \times \text{VG} \\ &I_{ref} = V_{R\text{-EXT}} / R_{ext}, \\ &I_{OUT, target} = I_{ref} \times 15 \times 3^{CM - 1} \end{split}$$

The Current Multiplier (CM) determines that the ratio $I_{OUT,target}/I_{ref}$ is 15 or 5. After power on, the default value of VG is 127/128 = 0.992, and the default value of CM is 1, so that the ratio $I_{OUT,target}/I_{ref}$ = 15. Based on the default VG and CM:

$$V_{R-EXT} = 1.26 \text{ V} \times 127/128 = 1.25 \text{ V}$$

 $I_{OUT,target} = (1.25 \text{ V/R}_{ext}) \times 15$

Therefore, the default current is approximately 52 mA at 360 Ω and 26 mA at 720 Ω . The default relationship after power on between $I_{OUT,target}$ and R_{ext} is shown in Figure 15.




Figure 15. Default Relationship Curve Between I_{OUT,target} and R_{ext} After Power Up

Typical Applications

Figure 16 shows implementation of a single TLC5916/TLC5917 device. Figure 17 shows a cascaded driver implementation.






Figure 16. Single Implementation of TLC5916/TLC5917 Device




Figure 17. Cascading Implementation of TLC5916/TLC5917 Device



Operation Phases

Operation Mode Switching

To switch between its two modes, TLC5916/TLC5917 monitors the signal $\overline{OE}(ED2)$. When an one-clock-wide pulse of $\overline{OE}(ED2)$ appears, TLC5916/TLC5917 enters the two-clock-period transition phase, the Mode Switching phase. After power on, the default operation mode is the Normal Mode (see Figure 18).




Figure 18. Mode Switching

As shown in Figure 18, once a one-clock-wide short pulse (101) of $\overline{\text{OE}}(\text{ED2})$ appears, TLC5916/TLC5917 enters the Mode Switching phase. At the fourth rising edge of CLK, if LE(ED1) is sampled as voltage high, TLC5916/TLC5917 switches to Special Mode; otherwise, it switches to Normal Mode. The signal LE(ED1) between the third and the fifth rising edges of CLK cannot latch any data. Its level is used only to determine into which mode to switch. However, the short pulse of $\overline{\text{OE}}(\text{ED2})$ can still enable the output ports. During mode switching, the serial data can still be transferred through SDI and shifted out from SDO.

NOTES:

- 1. The signal sequence for the mode switching may be used frequently to ensure that TLC5916/TLC5917 is in the proper mode.
- 2. The 1 and 0 on the LE(ED1) signal are sampled at the rising edge of CLK. The X means its level does not affect the result of mode switching mechanism.
- 3. After power on, the default operation mode is Normal Mode.

Normal Mode Phase

Serial data is transferred into TLC5916/TLC5917 via SDI, shifted in the Shift Register, and output via SDO. LE(ED1) can latch the serial data in the Shift Register to the Output Latch. OE(ED2) enables the output drivers to sink current. These functions differ only as described in Operation Mode Switching, in which case, a short pulse triggers TLC5916/TLC5917 to switch the operation mode. However, as long as LE(ED1) is high in the Mode Switching phase, TLC5916/TLC5917 remains in the Normal Mode, as if no mode switching occurred.

Special Mode Phase

In the Special Mode, as long as $\overline{\text{OE}}(\text{ED2})$ is not low, the serial data is shifted to the Shift Register via SDI and shifted out via SDO, as in the Normal Mode. However, there are two differences between the Special Mode and the Normal Mode, as shown in the following sections.



Reading Error Status Code in Special Mode

When $\overline{OE}(ED2)$ is pulled low while in Special Mode, error detection and load error status codes are loaded into the Shift Register, in addition to enabling output ports to sink current. Figure 19 shows the timing sequence for error detection. The 0 and 1 signal levels are sampled at the rising edge of each CLK. At least three zeros must be sampled at the voltage low signal $\overline{OE}(ED2)$. Immediately after the second zero is sampled, the data input source of the Shift Register changes to the 8-bit parallel Error Status Code register, instead of from the serial data on SDI. Normally, the error status codes are generated at least 2 µs after the falling edge of $\overline{OE}(ED2)$. The occurrence of the third or later zero saves the detected error status codes into the Shift Register. Therefore, when $\overline{OE}(ED2)$ is low, the serial data cannot be shifted into TLC5916/TLC5917 via SDI. When $\overline{OE}(ED2)$ is pulled high, the data input source of the Shift Register is changed back to SDI. At the same time, the output ports are disabled and the error detection is completed. Then, the error status codes saved in the Shift Register can be shifted out via SDO bit by bit along with CLK, as well as the new serial data can be shifted into TLC5916/TLC5917 via SDI.

While in Special Mode, the TLC5916/TLC5917 cannot simultaneously transfer serial data and detect LED load error status.




Figure 19. Reading Error Status Code

Writing Configuration Code in Special Mode

When in Special Mode, the active high signal LE(ED1) latches the serial data in the Shift Register to the Configuration Latch, instead of the Output Latch. The latched serial data is used as the Configuration Code.

The code is stored until power off or the Configuration Latch is rewritten. As shown in Figure 20, the timing for writing the Configuration Code is the same as the timing in the Normal Mode to latching output channel data. Both the Configuration Code and Error Status Code are transferred in the common 8-bit Shift Register. Users must pay attention to the sequence of error detection and current adjustment to avoid the Configuration Code being overwritten by Error Status Code.




Figure 20. Writing Configuration Code



Open-Circuit Detection Principle

The LED Open-Circuit Detection compares the effective current level I_{out} with the open load detection threshold current $I_{OUT,Th}$. If I_{OUT} is below the $I_{OUT,Th}$ threshold, the TLC5916/TLC5917 detects an open-load condition. This error status can be read as an error status code in the Special Mode. For open-circuit error detection, a channel must be on.

Table 4. Open-Circuit Detection

STATE OF OUTPUT PORT	CONDITION OF OUTPUT CURRENT	ERROR STATUS CODE	MEANING
Off	I _{OUT} = 0 mA	0	Detection not possible
0.5	I _{OUT} < I _{OUT,Th} ⁽¹⁾	0	Open circuit
On	I _{OUT} ≥ I _{OUT,Th} (1)	Channel n error status bit 1	Normal

⁽¹⁾ $I_{OUT,Th} = 0.5 \times I_{OUT,target}$ (typical)

Short-Circuit Detection Principle (TLC5917 Only)

The LED short-circuit detection compares the effective voltage level (V_{OUT}) with the shorted-load detection threshold voltages $V_{OUT,TTh}$ and $V_{OUT,RTh}$. If V_{OUT} is above the $V_{OUT,TTh}$ threshold, the TLC5917 detects an shorted-load condition. If V_{OUT} is below the $V_{OUT,RTh}$ threshold, no error is detected/error bit is reset. This error status can be read as an error status code in the Special Mode. For short-circuit error detection, a channel must be on.

Table 5. Shorted-Load Detection

STATE OF OUTPUT PORT	CONDITION OF OUTPUT VOLTAGE	ERROR STATUS CODE	MEANING		
Off	I _{OUT} = 0 mA	0	Detection not possible		
0.5	V _{OUT} ≥ V _{OUT,TTh}	0	Short circuit		
On	V _{OUT} < V _{OUT,RTh}	1	Normal		




Figure 21. Short-Circuit Detection Principle



Overtemperature Detection and Shutdown

TLC5916/TLC5917 is equipped with a global overtemperature sensor and eight individual, channel-specific, overtemperature sensors.

- When the global sensor reaches the trip temperature, all output channels are shut down, and the error status
 is stored in the internal Error Status register of every channel. After shutdown, the channels automatically
 restart after cooling down, if the control signal (output latch) remains on. The stored error status is not reset
 after cooling down and can be read out as the error status code in the Special Mode.
- When one of the channel-specific sensors reaches trip temperature, only the affected output channel is shut down, and the error status is stored only in the internal Error Status register of the affected channel. After shutdown, the channel automatically restarts after cooling down, if the control signal (output latch) remains on. The stored error status is not reset after cooling down and can be read out as error status code in the Special Mode.

For channel-specific overtemperature error detection, a channel must be on.

The error status code is reset when TLC5916/TLC5917 returns to Normal Mode.

Table 6. Overtemperature Detection⁽¹⁾

STATE OF OUTPUT PORT	CONDITION	ERROR STATUS CODE	MEANING	
Off	$I_{OUT} = 0 \text{ mA}$	0		
On	$T_j < T_{j,trip}$ global	1	Normal	
On → all channels Off	$T_j > T_{j,trip}$ global	All error status bits = 0	Global overtemperature	
On	T _j < T _{j,trip} channel n	1	Normal	
$On \to Off$	$T_j > T_{j,trip}$ channel n	Channel n error status bit = 0	Channel n overtemperature	

(1) The global shutdown threshold temperature is approximately 170 $^{\circ}\text{C}.$



8-Bit Configuration Code and Current Gain

Bit definition of the Configuration Code in the Configuration Latch is shown in Table 7.

Table 7. Bit Definition of 8-Bit Configuration Code

	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
Meaning	СМ	HC	CC0	CC1	CC2	CC3	CC4	CC5
Default	1	1	1	1	1	1	1	1

Bit 7 is first sent into TLC5916/TLC5917 via SDI. Bits 1 to 7 {HC, CC[0:5]} determine the voltage gain (VG) that affects the voltage at R-EXT and indirectly affects the reference current, Iref, flowing through the external resistor at R-EXT. Bit 0 is the Current Multiplier (CM) that determines the ratio I_{OUT,target}/I_{ref}. Each combination of VG and CM gives a specific Current Gain (CG).

VG: the relationship between {HC,CC[0:5]} and the voltage gain is calculated as shown below:

$$VG = (1 + HC) \times (1 + D/64) / 4$$

$$D = CC0 \times 2^5 + CC1 \times 2^4 + CC2 \times 2^3 + CC3 \times 2^2 + CC4 \times 2^1 + CC5 \times 2^0$$

Where HC is 1 or 0, and D is the binary value of CC[0:5]. So, the VG could be regarded as a floating-point number with 1-bit exponent HC and 6-bit mantissa CC[0:5]. {HC,CC[0:5]} divides the programmable voltage gain VG into 128 steps and two sub-bands:

Low voltage sub-band (HC = 0): VG = 1/4 ~ 127/256, linearly divided into 64 steps

High voltage sub-band (HC = 1): VG = 1/2 ~ 127/128, linearly divided into 64 steps

CM: In addition to determining the ratio I_{OUT.target}/I_{ref}, CM limits the output current range.

High Current Multiplier (CM = 1): I_{OUT,target}/I_{ref} = 15, suitable for output current range I_{OUT} = 10 mA to 120 mA. Low Current Multiplier (CM = 0): $I_{OUT,target}/I_{ref} = 5$, suitable for output current range $I_{OUT} = 3$ mA to 40 mA

CG: The total Current Gain is defined as the following.

$$V_{R-EXT} = 1.26 \text{ V} \times \text{VG}$$

$$I_{ref} = V_{R-EXT}/R_{ext}$$
, if the external resistor, R_{ext} , is connected to ground. $I_{OUT,target} = I_{ref} \times 15 \times 3^{CM-1} = 1.26 \text{ V/R}_{ext} \times \text{VG} \times 15 \times 3^{CM-1} = (1.26 \text{ V/R}_{ext} \times 15) \times \text{CG}$

 $CG = VG \times 3^{CM-1}$

Therefore, CG = (1/12) to (127/128), and it is divided into 256 steps. If CG = 127/128 = 0.992, the I_{OUT,target}-R_{ext}.

Examples

Configuration Code {CM, HC, CC[0:5]} = {1,1,111111}

$$VG = 127/128 = 0.992$$
 and $CG = VG \times 3^0 = VG = 0.992$

Configuration Code = $\{1,1,000000\}$

$$VG = (1 + 1) \times (1 + 0/64)/4 = 1/2 = 0.5$$
, and $CG = 0.5$

Configuration Code = $\{0,0,000000\}$

$$VG = (1 + 0) \times (1 + 0/64)/4 = 1/4$$
, and $CG = (1/4) \times 3^{-1} = 1/12$

After power on, the default value of the Configuration Code {CM, HC, CC[0:5]} is {1,1,111111}. Therefore, VG = CG = 0.992. The relationship between the Configuration Code and the Current Gain is shown in Figure 22.

24






Figure 22. Current Gain vs Configuration Code



REVISION HISTORY

Cł	nanges from Revision A (November 2010) to Revision B	Page
•	Added Maximum LED Voltage 20-V to Features.	1
•	Added Abstract section.	1
•	Changed resistor value in Single Implementation diagram from 840Ω to 720Ω .	1
•	Changed Default Relationship Curve to reflect correct data.	18
•	Changed resistor value in Single Implementation diagram from 840Ω to 720Ω.	19
•	Changed resistor value in Cascading Implementation diagram from 840Ω to 720Ω .	19
Cł	nanges from Revision B (February 2011) to Revision C	Page
•	Replaced the Power Dissipation and Thermal Impedance table with the Thermal Information tables	<mark>7</mark>





10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLC5916ID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC5916I	Samples
TLC5916IDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC5916I	Samples
TLC5916IDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC5916I	Samples
TLC5916IDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC5916I	Samples
TLC5916IN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLC5916IN	Samples
TLC5916INE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLC5916IN	Samples
TLC5916IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y5916	Samples
TLC5916IPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y5916	Samples
TLC5916IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y5916	Samples
TLC5916IPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y5916	Samples
TLC5917ID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC5917I	Samples
TLC5917IDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC5917I	Samples
TLC5917IDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC5917I	Samples
TLC5917IN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLC5917IN	Samples
TLC5917INE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLC5917IN	Samples
TLC5917IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y5917	Samples
TLC5917IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y5917	Samples



PACKAGE OPTION ADDENDUM

10-Jun-2014

Orderable Device	Status	Package Type	Package	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLC5917IPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y5917	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLC5916, TLC5917:



PACKAGE OPTION ADDENDUM

10-Jun-2014

• Automotive: TLC5916-Q1, TLC5917-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS




A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC5916IDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TLC5916IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLC5917IDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TLC5917IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 14-Jul-2012




*All dimensions are nominal

7 III GITTIOTIOTOTIO GITO TIOTITITICA							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC5916IDR	SOIC	D	16	2500	333.2	345.9	28.6
TLC5916IPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
TLC5917IDR	SOIC	D	16	2500	333.2	345.9	28.6
TLC5917IPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>