

AN1081, AN1081S, AN6583

Single J-FET Input Operational Amplifiers





■ Outline

The AN1081, the AN1081S and the AN6583 are single operational amplifiers with input stages consisting of Pch J-FET adopting the ion implantation process, realizing high speed response, high input impedance and low input bias current. Therefore, they can be applied widely to general control equipment and medical equipment such as integrators, sample & hold circuits and high input impedance buffers.

■ Features

- High slew rate : $SR=11V/\mu s$ typ.
- Low input bias current : $I_{Bias}=30pA$ typ.
- Low offset current : $I_{10}=5pA$ typ.
- High impedance : $10^{12}\Omega$
- High gain : $G_v=106dB$ typ.
- Wide range of supply voltage : $\pm 5V \sim \pm 18V$
- Built-in phase compensation circuit
- Offset null

■ Block Diagrams



■ Pin

<AN1081, AN1081S>

Pin No.	Pin Name
1	Offset Null
2	Invert Input
3	Non Invert Input
4	V _{EE}
5	Offset Null
6	Output
7	V _{CC}
8	NC

<AN6583>

Pin No.	Pin Name
1	Offset Null
2	Invert Input
3	Non Invert Input
4	V _{EE}
5	Offset Null
6	Output
7	V _{CC}


■ Absolute Maximum Ratings (Ta=25°C)

Item		Symbol	Rating	Unit
Voltage	Supply Voltage	V _{CC}	±18	V
	Differential Input Voltage	V _{ID}	±30	V
	Common-Mode Input Voltage	V _{ICM}	±15	V
Power Dissipation	AN1081, AN6583	P _D	500	mW
	AN1081S		360	
Operating Ambient Temperature		T _{opr}	-20 ~ +75	°C
Storage Temperature	AN1081, AN6583	T _{stg}	-55 ~ +150	°C
	AN1081S		-55 ~ +125	


■ Electrical Characteristics (V_{CC}=15V, V_{EE}=-15V, Ta=25°C)

Item	Symbol	Test Circuit	Condition	min.	typ.	max.	Unit
Input Offset Voltage	V _{I(offset)}	1	R _s ≤ 50Ω		2	10	mV
Input Offset Current	I _{IO}	1			5	200	pA
Input Bias Current	I _{Bias}	1			30	400	pA
Voltage Gain	G _V	1		88	106		dB
Maximum Output Voltage	V _{O(max.)}	2	R _L ≥ 10kΩ	±12	±13.5		V
Maximum Output Voltage	V _{O(max.)}	2	R _L ≥ 2kΩ	±10	±12		V
Common-Mode Input Voltage Range	V _{CM}	3		±10			V
Common-Mode Rejection Ratio	CMR	1		70	76		dB
Supply Voltage Rejection Ratio	SVR	1		70	76		dB
Power Consumption	P _C	4	R _L = ∞		60	95	mW
Slew Rate	SR	5	R _L ≥ 2kΩ		11		V/μs
Unity-gain Band Width	f _(T)	6	A _V = 1		3		MHz
Equivalent Input Noise Voltage	V _{ni}	7	R _s = 100Ω, B = 10Hz ~ 30kHz		4		μV _{rms}


Test Circuit 1 ($V_{I(offset)}$, I_{IO} , I_{Bias} , G_V , CMR , SVR)




Test Circuit 2 ($V_{O(max.)}$)




Test Circuit 3 (V_{CM})




Test Circuit 4 (P_C)



Test Circuit 5 (SR)



Test Circuit 6 ($f_{(T)}$)



Test Circuit 7 (V_{ni})

