


- **Second-Generation PLD Architecture**
- **High-Performance Operation:**  
 $f_{max}$  (External Feedback) . . . 80 MHz  
Propagation Delay . . . 7.5 ns Max
- **Increased Logic Power – Up to 22 Inputs and 10 Outputs**
- **Increased Product Terms – Average of 12 Per Output**
- **Variable Product Term Distribution**  
Allows More Complex Functions to Be Implemented
- **Each Output Is User Programmable for Registered or Combinational Operation, Polarity, and Output Enable Control**
- **Power-Up Clear on Registered Outputs**
- **TTL-Level Preload for Improved Testability**
- **Extra Terms Provide Logical Synchronous Set and Asynchronous Reset Capability**
- **Fast Programming, High Programming Yield, and Unsurpassed Reliability Ensured Using Ti-W Fuses**
- **AC and DC Testing Done at the Factory Utilizing Special Designed-In Test Features**
- **Package Options Include Both Plastic Chip Carrier and Plastic DIP**



NC – No internal connection  
Pin assignments in operating mode

## description

The TIBPAL22V10-7C is a programmable array logic device featuring high speed and functional equivalency when compared to presently available devices. The TIBPAL22V10-7C is implemented with the familiar sum-of-products (AND-OR) logic structure featuring programmable output logic macrocells. This IMPACT-X™ circuit combines the latest Advanced Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic.

This device contains up to 22 inputs and 10 outputs. It incorporates the unique capability of defining and programming the architecture of each output on an individual basis. Outputs can be registered or nonregistered and inverting or noninverting as shown in the output logic macrocell diagram. The ten potential outputs are enabled through the use of individual product terms.

IMPACT-X is a trademark of Texas Instruments Incorporated.

**PRODUCTION DATA** information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



**description (continued)**

Further advantages can be seen in the introduction of variable product term distribution. This technique allocates from 8 to 16 logical product terms to each output for an average of 12 product terms per output. This variable allocation of terms allows far more complex functions to be implemented than in previously available devices.

Circuit design is enhanced by the addition of a synchronous set and an asynchronous reset product term. These functions are common to all registers. When the synchronous set product term is a logic 1, the output registers are loaded with a logic 1 on the next low-to-high clock transition. When the asynchronous reset product term is a logic 1, the output registers are loaded with a logic 0. The output logic level after set or reset depends on the polarity selected during programming. Output registers can be preloaded to any desired state during testing. Preloading permits full logical verification during product testing.


With features such as programmable output logic macrocells and variable product term distribution, the TIBPAL22V10' offers quick design and development of custom LSI functions with complexities of 500 to 800 equivalent gates. Since each of the ten output pins may be individually configured as inputs on either a temporary or permanent basis, functions requiring up to 21 inputs and a single output or down to 12 inputs and 10 outputs are possible.

A power-up clear function is supplied that forces all registered outputs to a predetermined state after power is applied to the device. Registered outputs selected as active-low power up with their outputs high. Registered outputs selected as active-high power up with their outputs low.

A single security fuse is provided on each device to discourage unauthorized copying of fuse patterns. Once blown, the verification circuitry is disabled and all other fuses will appear to be open.

The TIBPAL22V10-7C is characterized for operation from 0°C to 75°C.

## functional block diagram (positive logic)




~ denotes fused inputs

TIBPAL22V10-7C


## HIGH-PERFORMANCE **IMPACT-X™** PROGRAMMABLE ARRAY LOGIC CIRCUITS

SRPS014E – D3520, AUGUST 1990 – REVISED DECEMBER 2010




TIBPAL22V10-7C  
HIGH-PERFORMANCE **IMPACT-X™** PROGRAMMABLE ARRAY LOGIC CIRCUITS

SRPS014E – D3520, AUGUST 1990 – REVISED DECEMBER 2010




Fuse number = First fuse number + Increment  
Inside each MACROCELL the "P" fuse is the polarity fuse and the "R" fuse is the register fuse.

## output logic macrocell diagram



TIBPAL22V10-7C  
HIGH-PERFORMANCE **IMPACT-X™** PROGRAMMABLE ARRAY LOGIC CIRCUITS

SRPS014E – D3520, AUGUST 1990 – REVISED DECEMBER 2010



**Figure 1. Resultant Macrocell Feedback and Output Logic After Programming**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1) .....	7 V
Input voltage range (see Note 1) .....	-1.2 V to $V_{CC}$ +0.5 V
Voltage range applied to disabled output (see Note 1) .....	-0.5 V to $V_{CC}$ +0.5 V
Operating free-air temperature range .....	0°C to 75°C
Storage temperature range .....	-65°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle or during a preload cycle.

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	4.75	5	5.25	V
$V_{IH}$	High-level input voltage (see Note 2)	2		5.5	V
$V_{IL}$	Low-level input voltage (see Note 2)			0.8	V
$I_{OH}$	High-level output current			-3.2	mA
$I_{OL}$	Low-level output current			16	mA
$t_w$	Pulse duration	Clock high or low	4		ns
		Asynchronous reset high or low	6		
$t_{SU}$	Setup time before clock↑	Input	5.5		ns
		Feedback	5.5		
		Synchronous preset (active)	8		
		Synchronous preset (inactive)	8		
		Asynchronous reset (inactive)	6		
$t_h$	Hold time, input, set, or feedback after clock↑	0			ns
$T_A$	Operating free-air temperature	0		75	°C

NOTE 2: These are absolute voltage levels with respect to the ground terminal of the device and includes all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.

TIBPAL22V10-7C  
HIGH-PERFORMANCE **IMPACT-X™** PROGRAMMABLE ARRAY LOGIC CIRCUITS

SRPS014E – D3520, AUGUST 1990 – REVISED DECEMBER 2010

**electrical characteristics over recommended operating free-air temperature range**

PARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	V <sub>CC</sub> = 4.75 V,	I <sub>I</sub> = -18 mA			-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = -3.2 mA		2.4		V
V <sub>OL</sub>	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 16 mA		0.35	0.5	V
I <sub>OZH</sub> <sup>‡</sup>	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 2.7 V			0.1	mA
I <sub>OZL</sub> <sup>‡</sup>	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 0.4 V			-0.1	mA
I <sub>I</sub>	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 5.5 V			1	mA
I <sub>IH</sub> <sup>‡</sup>	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 2.7 V			25	μA
I <sub>IL</sub>	CLK All others	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0.4 V			-0.25	mA
I <sub>OS</sub> <sup>§</sup>					-0.1	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = GND, Outputs open			210	mA
C <sub>i</sub>	f = 1 MHz,	V <sub>I</sub> = 2 V			6	pF
C <sub>o</sub>	f = 1 MHz,	V <sub>O</sub> = 2 V			8	pF

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>‡</sup> I/O leakage is the worst case of I<sub>OZL</sub> and I<sub>IL</sub> or I<sub>OZH</sub> and I<sub>IH</sub>, respectively.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. V<sub>O</sub> is set at 0.5 V to avoid test problems caused by test equipment ground degradation.

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	TIBPAL22V10-7CFN		TIBPAL22V10-7CNT		UNIT		
				MIN	MAX	MIN	MAX			
f <sub>max</sub> <sup>¶</sup>	Without feedback		R1 = 300 Ω, R2 = 300 Ω, See Figure 6	125	125			MHz		
	With internal feedback (counter configuration)			100	100					
	With external feedback			87	80					
	t <sub>pd</sub>	I, I/O		3	7.5	3	7.5	ns		
	t <sub>pd</sub>	I, I/O (reset)			12		12	ns		
	t <sub>pd</sub>	CLK		1.5	6	1.5	7	ns		
	t <sub>pd</sub> <sup>#</sup>	CLK			4.5		4.5	ns		
t <sub>en</sub>	I, I/O	I/O, Q			8		8	ns		
t <sub>dis</sub>	I, I/O	I/O, Q			7.5		7.5	ns		

$$^{\text{¶}} f_{\text{max}} \text{ (without feedback)} = \frac{1}{t_{\text{w}}(\text{low}) + t_{\text{w}}(\text{high})}$$

$$f_{\text{max}} \text{ (with internal feedback)} = \frac{1}{t_{\text{su}} + t_{\text{pd}}(\text{CLK to feedback})}$$


$$f_{\text{max}} \text{ (with external feedback)} = \frac{1}{t_{\text{su}} + t_{\text{pd}}(\text{CLK to Q})}$$

# This parameter is calculated from the measured f<sub>max</sub> with internal feedback in the counter configuration.

### preload procedure for registered outputs (see Notes 3 and 4)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below:

- Step 1. With  $V_{CC}$  at 5 V and pin 1 at  $V_{IL}$ , raise pin 13 to  $V_{IHH}$ .
- Step 2. Apply either  $V_{IL}$  or  $V_{IH}$  to the output corresponding to the register to be preloaded.
- Step 3. Pulse pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower pin 13 to  $V_{IL}$ . Preload can be verified by observing the voltage level at the output pin.




**Figure 2. Preload Waveforms**

NOTES: 3. Pin numbers shown are for the NT package only. If chip-carrier socket adapter is not used, pin numbers must be changed accordingly.

4.  $t_d = t_{su} = t_w = 100$  ns to 1000 ns.  $V_{IHH} = 10.25$  V to 10.75 V.

### power-up reset

Following power up, all registers are reset to zero. The output level depends on the polarity selected during programming. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the rise of  $V_{CC}$  be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.



<sup>†</sup> This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data.

<sup>‡</sup> This is the setup time for input or feedback.

**Figure 3. Power-Up Reset Waveforms**

### programming information

Texas Instruments programmable logic devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments programmable logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

## THERMAL INFORMATION

## thermal management of the TIBPAL22V10-7C

Thermal management of the TIBPAL22V10-7CNT and TIBPAL22V10-7CFN is necessary when operating at certain conditions of frequency, output loading, and outputs switching simultaneously. The device and system application will determine the appropriate level of management.

Determining the level of thermal management is based on factors such as power dissipation ( $P_D$ ), ambient temperature ( $T_A$ ), and transverse airflow (FPM). Figures 4 (a) and 4 (b) show the relationship between ambient temperature and transverse airflow at given power dissipation levels. The required transverse airflow can be determined at a particular ambient temperature and device power dissipation level in order to ensure the device specifications.

Figure 5 illustrates how power dissipation varies as a function of frequency and the number of outputs switching simultaneously. It should be noted that all outputs are fully loaded ( $C_L = 50 \text{ pF}$ ). Since the condition of ten fully loaded outputs represents the worst-case condition, each application must be evaluated accordingly.




Figure 4

## THERMAL INFORMATION





Figure 5

## PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .  
 B. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.  
 E. Equivalent loads may be used for testing.

Figure 6. Load Circuit and Voltage Waveforms

**TYPICAL CHARACTERISTICS**




Figure 7




Figure 8




Figure 9




Figure 10

## TYPICAL CHARACTERISTICS

WORST-CASE PROPAGATION DELAY TIME  
vs  
NUMBER OF OUTPUTS SWITCHING  
FN PACKAGE




Figure 11

WORST-CASE PROPAGATION DELAY TIME  
vs  
NUMBER OF OUTPUTS SWITCHING  
NT PACKAGE




Figure 12

## POWER DISSIPATION

vs  
FREQUENCY  
10-BIT COUNTER MODE




Figure 13

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TIBPAL22V10-7CFN	LIFEBUY	PLCC	FN	28	37	TBD	CU SNPB	Level-1-220C-UNLIM	0 to 75	22V10-7CFN	
TIBPAL22V10-7CNT	LIFEBUY	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 75	TIBPAL22V10-7 CNT	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

## PACKAGE OPTION ADDENDUM

29-May-2015

---


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## MECHANICAL DATA

NT (R-PDIP-T\*\*)

24 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



4040050/C 04/09

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

 The 28 pin end lead shoulder width is a vendor option, either half or full width.

## FN (S-PQCC-J\*\*)

20 PIN SHOWN

## PLASTIC J-LEADED CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-018

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products	Applications
Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>
	<b>TI E2E Community</b>
	<a href="http://e2e.ti.com">e2e.ti.com</a>