

LM25574 42V, 0.5A Step-Down Switching Regulator

1 Features

- Integrated 75V, 750mΩ N-channel MOSFET
- Ultra-wide input voltage range from 6V to 75V
- Adjustable output voltage as low as 1.225V
- 1.5% feedback reference accuracy
- Operating frequency adjustable between 50kHz and 500kHz with single resistor
- Controller or peripheral frequency synchronization
- Adjustable soft start
- Emulated current mode control architecture
- Wide bandwidth error amplifier
- Built-in protection
- Create a custom design using the LM5574 with the [WEBENCH® Power Designer](#)

2 Applications

- Industrial

3 Description


The LM25574 is an easy-to-use, buck regulator which allows design engineers to design and optimize a robust power supply using a minimum set of components. Operating with an input voltage range of 6V to 42V, the LM25574 delivers 0.5A of continuous output current with an integrated 750mΩ N-Channel MOSFET. The regulator uses an emulated current mode architecture which provides inherent line regulation, tight load transient response, and ease of loop compensation without the usual limitation of low-duty cycles associated with current mode regulators. The operating frequency is adjustable from 50kHz to 1MHz to allow optimization of size and efficiency. To reduce EMI, a frequency synchronization pin allows multiple ICs from the LM(2)557x family to self-synchronize or to synchronize to an external clock. The LM25574 specifies robustness with cycle-by-cycle current limit, short-circuit protection, thermal shutdown, and remote shutdown. The device is available in a TSSOP-16 package. The LM25574 is supported by the full suite of [WEBENCH](#) online design tools.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
LM25574	PW (TSSOP, 16)	5mm × 6.4mm

(1) For more information, see [Section 10](#).

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Simplified Application Schematic



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1 Features	1	7 Application and Implementation	17
2 Applications	1	7.1 Application Information.....	17
3 Description	1	7.2 Typical Application.....	18
4 Pin Configuration and Functions	3	7.3 Power Supply Recommendations.....	25
5 Specifications	5	7.4 Layout.....	26
5.1 Absolute Maximum Ratings.....	5	8 Device and Documentation Support	28
5.2 ESD Ratings.....	5	8.1 Device Support.....	28
5.3 Recommended Operating Conditions.....	5	8.2 Receiving Notification of Documentation Updates.....	28
5.4 Thermal Information.....	5	8.3 Support Resources.....	28
5.5 Electrical Characteristics.....	6	8.4 Trademarks.....	28
5.6 Typical Characteristics.....	8	8.5 Electrostatic Discharge Caution.....	28
6 Detailed Description	10	8.6 Glossary.....	28
6.1 Overview.....	10	9 Revision History	29
6.2 Functional Block Diagram.....	10	10 Mechanical, Packaging, and Orderable Information	29
6.3 Feature Description.....	10		
6.4 Device Functional Modes.....	11		

4 Pin Configuration and Functions




Figure 4-1. PW Package 16-Pin TSSOP (Top View)

Table 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION	APPLICATION INFORMATION
NO.	NAME			
1	VCC	O	Output of the bias regulator	Vcc monitors Vin up to 9V. Beyond 9V, Vcc is regulated to 7V. A 0.1µF to 1µF ceramic decoupling capacitor is required. An external voltage (7.5V – 14V) can be applied to this pin to reduce internal power dissipation.
2	SD	I	Shutdown or UVLO input	If the SD pin voltage is less than 0.7V, the regulator is in a low power state. If the SD pin voltage is between 0.7V and 1.225V, the regulator is in standby mode. If the SD pin voltage is more than 1.225V, the regulator is operational. An external voltage divider can be used to set a line undervoltage shutdown threshold. If the SD pin is left open circuit, a 5µA pullup current source configures the regulator fully operational.
3	Vin	I	Input supply voltage	Nominal operating range: 6V to 75V
4	SYNC	I	Oscillator synchronization input or output	The internal oscillator can be synchronized to an external clock with an external pulldown device. Multiple LM5574 devices can be synchronized together by connection of the SYNC pins.
5	COMP	O	Output of the internal error amplifier	The loop compensation network must be connected between this pin and the FB pin.
6	FB	I	Feedback signal from the regulated output	This pin is connected to the inverting input of the internal error amplifier. The regulation threshold is 1.225V.
7	RT	I	Internal oscillator frequency set input	The internal oscillator is set with a single resistor connected between this pin and the AGND pin.
8	RAMP	O	Ramp control signal	An external capacitor connected between this pin and the AGND pin sets the ramp slope used for current mode control. Recommended capacitor range 50pF to 2000pF.
9	AGND	GND	Analog ground	Internal reference for the regulator control functions
10	SS	O	Soft-start	An external capacitor and an internal 10µA current source set the time constant for the rise of the error amp reference. The SS pin is held low during standby, Vcc UVLO, and thermal shutdown.
11	OUT	O	Output voltage connection	Connect directly to the regulated output voltage.
12	PGND	GND	Power ground	Low-side reference for the PRE switch and the IS sense resistor.

Table 4-1. Pin Functions (continued)

PIN		TYPE ⁽¹⁾	DESCRIPTION	APPLICATION INFORMATION
NO.	NAME			
13	IS	I	Current sense	Current measurement connection for the re-circulating diode. An internal sense resistor and a sample and hold circuit sense the diode current near the conclusion of the off-time. This current measurement provides the DC level of the emulated current ramp.
14	SW	O	Switching node	The source terminal of the internal buck switch. The SW pin must be connected to the external Schottky diode and to the buck inductor.
15	PRE	O	Pre-charge assist for the bootstrap capacitor	This open-drain output can be connected to SW pin to help charging the bootstrap capacitor during very light load conditions or in applications where the output can be pre-charged before the LM5574 is enabled. An internal pre-charge MOSFET is turned on for 250ns each cycle just prior to the on-time interval of the buck switch.
16	BST	I	Boost input for bootstrap capacitor	An external capacitor is required between the BST and the SW pins. TI recommends a 0.022 μ F ceramic capacitor. The capacitor is charged from Vcc through an internal diode during the off-time of the buck switch.

(1) I = input, O = output, GND = ground

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)^{(1) (2)}

	MIN	MAX	UNIT
V _{IN} to GND		45	V
BST to GND		60	V
PRE to GND		45	V
SW to GND (steady state)		-1.5	V
BST to V _{CC}		45	V
SD, V _{CC} to GND		14	V
BST to SW		14	V
OUT to GND	Limited	V _{in}	V
SYNC, SS, FB, RAMP to GND		7	V
Storage temperature, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military, aerospace specified devices are required, please contact the Texas Instruments Sales Office, Distributors for availability and specifications.

5.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge ⁽³⁾	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process

(3) The human-body model is a 100pF capacitor discharged through a 1.5kΩ resistor into each pin.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
V _{IN}	6	42	V
T _J Operation junction temperature	-40	125	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾	LM5574	UNIT
	PW (TSSOP)	
	16 PINS	
R _{θJA} Junction-to-ambient thermal resistance	95	°C/W
R _{θJC(top)} Junction-to-case (top) thermal resistance	32	°C/W
R _{θJB} Junction-to-board thermal resistance	55	°C/W
Ψ _{JT} Junction-to-top characterization parameter	1.2	°C/W
Ψ _{JB} Junction-to-board characterization parameter	54	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

5.5 Electrical Characteristics

Specifications with standard typeface are for $T_J = 25^\circ\text{C}$, $V_{IN} = 24\text{V}$, $R_T = 32.4\text{k}\Omega$ unless otherwise stated.⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STARTUP REGULATOR						
V_{CC} Reg	V_{CC} Regulator Output		6.85	7.15	7.45	V
	V_{CC} LDO Mode turn-off			9		V
	V_{CC} Current Limit	$V_{CC} = 0\text{ V}$,		25		mA
VCC SUPPLY						
	V_{CC} UVLO Threshold	(V_{CC} increasing).	5.03	5.35	5.67	V
	V_{CC} Undervoltage Hysteresis			0.35		V
	Bias Current (lin)	$FB = 1.3\text{ V}$.		2	4.5	mA
	Shutdown Current (lin)	$SD = 0\text{ V}$.		48	85	μA
SHUTDOWN THRESHOLDS						
	Shutdown Threshold	(SD Increasing)	0.47	0.7	0.9	V
	Shutdown Hysteresis			0.1		V
	Standby Threshold	(Standby Increasing)	1.17	1.225	1.28	V
	Standby Hysteresis			0.1		V
	SD Pull-up Current Source			5		μA
SWITCH CHARACTERISTICS						
	Buck Switch $R_{ds(on)}$		750	1500		$\text{m}\Omega$
	BOOST UVLO			4		V
	BOOST UVLO Hysteresis			0.93		V
	Pre-charge Switch $R_{ds(on)}$		70			Ω
	Pre-charge Switch on-time			250		ns
CURRENT LIMIT						
	Cycle by Cycle Current Limit	$RAMP = 0\text{ V}$	0.6	0.7	0.8	A
	Cycle by Cycle Current Limit Delay	$RAMP = 2.5\text{ V}$		75		ns
SOFT-START						
	SS Current Source		7	10	14	μA
OSCILLATOR						
	Frequency1		180	200	220	kHz
	Frequency2	$R_T = 11\text{k}\Omega$.	425	485	525	kHz
	SYNC Source Impedance			11		$\text{k}\Omega$
	SYNC Sink Impedance			110		Ω
	SYNC Threshold (falling)			1.3		V
	SYNC Frequency	$R_T = 11\text{k}\Omega$.	550			kHz
	SYNC Pulse Width Minimum		15			ns
RAMP GENERATOR						
	Ramp Current 1	$V_{IN} = 36\text{ V}$, $V_{OUT} = 10\text{ V}$.	272	310	368	μA
	Ramp Current 2	$V_{IN} = 10\text{ V}$, $V_{OUT} = 10\text{ V}$.	36	50	64	μA
PWM COMPARATOR						
	Forced Off-time		416	500	575	ns
	Min On-time			80		ns
	COMP to PWM Comparator Offset			0.7		V
ERROR AMPLIFIER						
	Feedback Voltage	$V_{fb} = \text{COMP.}$	1.207	1.225	1.243	μS
	FB Bias Current			10		nA
	DC Gain			70		dB
	COMP Sink / Source Current		3			mA
	Unity Gain Bandwidth			3		MHz
DIODE SENSE RESISTANCE						

5.5 Electrical Characteristics (continued)

Specifications with standard typeface are for $T_J = 25^\circ\text{C}$, $V_{IN} = 24\text{V}$, $R_T = 32.4\text{k}\Omega$ unless otherwise stated.⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
D _{SENSE}				250		mΩ
THERMAL SHUTDOWN						
T _{sd}	Thermal Shutdown Threshold			165		°C
	Thermal Shutdown hysteresis			25		°C

(1) Min and Max limits are 100% production tested at 25°C . Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Texas Instruments' Average Outgoing Quality Level (AOQL).

5.6 Typical Characteristics




Figure 5-1. Oscillator Frequency vs R_T




Figure 5-2. Oscillator Frequency vs Temperature




Figure 5-3. Soft Start Current vs Temperature






Figure 5-4. V_{CC} vs I_{cc}



$R_L = 7 \text{ k}\Omega$

Figure 5-5. V_{CC} vs V_{IN}



$A_{VCL} = 101$

Figure 5-6. Error Amplifier Gain and Phase

5.6 Typical Characteristics (continued)




Figure 5-7. Demoboard Efficiency vs I_{OUT} and V_{IN}


6 Detailed Description

6.1 Overview

The LM25574 switching regulator features all of the functions necessary to implement an efficient high voltage buck regulator using a minimum of external components. This easy to use regulator integrates a 42-V N-channel buck switch with an output current capability of 0.5 Amps. The regulator control method is based on current mode control using an emulated current ramp. Peak current mode control provides inherent line voltage feed-forward, cycle-by-cycle current limiting, and ease of loop compensation. The use of an emulated control ramp reduces noise sensitivity of the pulse-width modulation circuit, allowing reliable processing of very small duty cycles necessary in high input voltage applications. The operating frequency is user programmable from 50 kHz to 1 MHz. An oscillator synchronization pin allows multiple LM25574 regulators to self synchronize or be synchronized to an external clock. The output voltage can be set as low as 1.225 V. Fault protection features include, current limiting, thermal shutdown and remote shutdown capability. The device is available in the TSSOP-16 package.

The functional block diagram and typical application of the LM25574 are shown in [Section 6.2](#). The LM25574 can be applied in numerous applications to efficiently step-down a high, unregulated input voltage. The device is an excellent choice for telecom, industrial and automotive power bus voltage ranges.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 High Voltage Start-Up Regulator

The LM25574 contains a dual-mode internal high voltage startup regulator that provides the Vcc bias supply for the PWM controller and boot-strap MOSFET gate driver. The input pin (VIN) can be connected directly to the input voltage, as high as 42 Volts. For input voltages below 9 V, a low dropout switch connects Vcc directly to Vin. In this supply range, Vcc is approximately equal to Vin. For Vin voltage greater than 9 V, the low dropout switch is disabled and the Vcc regulator is enabled to maintain Vcc at approximately 7 V. The wide operating range of 6 V to 42 V is achieved through the use of this dual mode regulator.

The output of the Vcc regulator is current limited to 25 mA. Upon power up, the regulator sources current into the capacitor connected to the VCC pin. When the voltage at the VCC pin exceeds the Vcc UVLO threshold of 5.35

V and the SD pin is greater than 1.225 V, the output switch is enabled and a soft-start sequence begins. The output switch remains enabled until Vcc falls below 5 V or the SD pin falls below 1.125 V.

An auxiliary supply voltage can be applied to the Vcc pin to reduce the IC power dissipation. If the auxiliary voltage is greater than 7.3 V, the internal regulator essentially shuts off, reducing the IC power dissipation. The Vcc regulator series pass transistor includes a diode between Vcc and Vin that must not be forward biased in normal operation. Therefore, the auxiliary Vcc voltage must never exceed the Vin voltage.

In high voltage applications extra care must be taken to make sure the VIN pin does not exceed the absolute maximum voltage rating of 45 V. During line or load transients, voltage ringing on the Vin line that exceeds the absolute maximum ratings can damage the IC. Both careful PC board layout and the use of quality bypass capacitors located close to the VIN and GND pins are essential.




Figure 6-1. Vin and Vcc Sequencing

6.4 Device Functional Modes

6.4.1 Shutdown and Standby Mode

The LM25574 contains a dual level Shutdown (SD) circuit. When the SD pin voltage is below 0.7 V, the regulator is in a low current shutdown mode. When the SD pin voltage is greater than 0.7 V but less than 1.225 V, the regulator is in standby mode. In standby mode the Vcc regulator is active but the output switch is disabled. When the SD pin voltage exceeds 1.225 V, the output switch is enabled and normal operation begins. An internal 5 μ A pullup current source configures the regulator to be fully operational if the SD pin is left open.

An external set-point voltage divider from VIN to GND can be used to set the operational input range of the regulator. The divider must be designed such that the voltage at the SD pin is greater than 1.225 V when Vin is in the desired operating range. The internal 5 μ A pullup current source must be included in calculations of the external set-point divider. Hysteresis of 0.1 V is included for both the shutdown and standby thresholds. The SD pin is internally clamped with a 1 k Ω resistor and an 8 V Zener clamp. The voltage at the SD pin must never exceed 14 V. If the voltage at the SD pin exceeds 8 V, the bias current increases at a rate of 1 mA/V.

The SD pin can also be used to implement various remote enable and disable functions. Pulling the SD pin below the 0.7 V threshold totally disables the controller. If the SD pin voltage is above 1.225 V the regulator is operational.

6.4.2 Oscillator and Sync Capability

The LM25574 oscillator frequency is set by a single external resistor connected between the RT pin and the AGND pin. The R_T resistor must be located very close to the device and connected directly to the pins of the IC (RT and AGND). To set a desired oscillator frequency (F), the necessary value for the R_T resistor can be calculated [Equation 1](#):

$$R_T = \frac{\frac{1}{F} - 580 \times 10^9}{135 \times 10^{12}} \quad (1)$$

The SYNC pin can be used to synchronize the internal oscillator to an external clock. The external clock must be of higher frequency than the free-running frequency set by the R_T resistor. A clock circuit with an open drain output is the recommended interface from the external clock to the SYNC pin. The clock pulse duration must be greater than 15ns.




Figure 6-2. Sync from External Clock




Figure 6-3. Sync from Multiple Devices

Multiple LM25574 devices can be synchronized together simply by connecting the SYNC pins together. In this configuration, all of the devices are synchronized to the highest frequency device. The diagram in [Figure 6-4](#) illustrates the SYNC input, output features of the LM25574. The internal oscillator circuit drives the SYNC pin with a strong pulldown and weak pullup inverter. When the SYNC pin is pulled low either by the internal oscillator or an external clock, the ramp cycle of the oscillator is terminated and a new oscillator cycle begins. Thus, if the SYNC pins of several LM25574 ICs are connected together, the IC with the highest internal clock frequency pulls the connected SYNC pins low first and terminate the oscillator ramp cycles of the other ICs. The LM25574 with the highest programmed clock frequency serve as the Controller and control the switching frequency of the all the devices with lower oscillator frequency.




Figure 6-4. Simplified Oscillator Block Diagram and SYNC I/O Circuit

6.4.3 Error Amplifier and PWM Comparator

The internal high gain error amplifier generates an error signal proportional to the difference between the regulated output voltage and an internal precision reference (1.225 V). The output of the error amplifier is connected to the COMP pin allowing the user to provide loop compensation components, generally a type II network, as illustrated in [Section 6.2](#). This network creates a pole at DC, a zero and a noise reducing high frequency pole. The PWM comparator compares the emulated current sense signal from the RAMP generator to the error amplifier output voltage at the COMP pin.

6.4.4 Ramp Generator

The ramp signal used in the pulse width modulator for current mode control is typically derived directly from the buck switch current. This switch current corresponds to the positive slope portion of the output inductor current. Using this signal for the PWM ramp simplifies the control loop transfer function to a single pole response and provides inherent input voltage feed-forward compensation. The disadvantage of using the buck switch current signal for PWM control is the large leading edge spike due to circuit parasitics that must be filtered or blanked. Also, the current measurement can introduce significant propagation delays. The filtering, blanking time and propagation delay limit the minimum achievable pulse width. In applications where the input voltage can be relatively large in comparison to the output voltage, controlling small pulse widths and duty cycles is necessary for regulation. The LM25574 uses a unique ramp generator, which does not actually measure the buck switch current but rather reconstructs the signal. Reconstructing or emulating the inductor current provides a ramp signal to the PWM comparator that is free of leading edge spikes and measurement or filtering delays. The current reconstruction is comprised of two elements; a sample and hold DC level and an emulated current ramp.




Figure 6-5. Composition of Current Sense Signal

The sample and hold DC level illustrated in Figure 6-5 is derived from a measurement of the re-circulating Schottky diode anode current. The re-circulating diode anode must be connected to the IS pin. The diode current flows through an internal current sense resistor between the IS and PGND pins. The voltage level across the sense resistor is sampled and held just prior to the onset of the next conduction interval of the buck switch. The diode current sensing and sample and hold provide the DC level of the reconstructed current signal. The positive slope inductor current ramp is emulated by an external capacitor connected from the RAMP pin to AGND and an internal voltage controlled current source. The ramp current source that emulates the inductor current is a function of the Vin and Vout voltages per [Equation 2](#):

$$I_{RAMP} = (10\mu \times (V_{IN} - V_{OUT}) + 50\mu) \quad (2)$$

Proper selection of the RAMP capacitor depends upon the selected value of the output inductor. The value of C_{RAMP} can be selected from: $C_{RAMP} = L \times 5 \times 10^{-6}$, where L is the value of the output inductor in Henrys. With this value, the scale factor of the emulated current ramp is approximately equal to the scale factor of the DC level sample and hold (2.0V / A). The C_{RAMP} capacitor must be located very close to the device and connected directly to the pins of the IC (RAMP and AGND).

For duty cycles greater than 50%, peak current mode control circuits are subject to sub-harmonic oscillation. Sub-harmonic oscillation is normally characterized by observing alternating wide and narrow pulses at the switch node. Adding a fixed slope voltage ramp (slope compensation) to the current sense signal prevents this oscillation. The 50 μ A of offset current provided from the emulated current source adds some fixed slope to the ramp signal. In some high output voltage, high duty cycle applications, additional slope can be required. In these applications, a pullup resistor can be added between the V_{CC} and RAMP pins to increase the ramp slope compensation.

For $V_{OUT} > 7.5V$:

Calculate optimal slope current, $I_{OS} = V_{OUT} \times 10\mu A/V$.

For example, at $V_{OUT} = 10V$, $I_{OS} = 100\mu A$.

Install a resistor from the RAMP pin to V_{CC} :

$$R_{RAMP} = V_{CC} / (I_{OS} - 50\mu A)$$




Figure 6-6. R_{RAMP} to V_{CC} for $V_{OUT} > 7.5V$

6.4.5 Maximum Duty Cycle and Input Drop-out Voltage

There is a forced off-time of 500 ns implemented each cycle to specify sufficient time for the diode current to be sampled. This forced off-time limits the maximum duty cycle of the buck switch. The maximum duty cycle varies with the operating frequency.

$$D_{MAX} = 1 - F_s \times 500 \text{ ns} \quad (3)$$

Where F_s is the oscillator frequency. Limiting the maximum duty cycle raises the input dropout voltage. The input dropout voltage is the lowest input voltage required to maintain regulation of the output voltage. An approximation of the input dropout voltage is:

$$V_{inMIN} = \frac{V_{out} + V_D}{1 - F_s \times 500 \text{ ns}} \quad (4)$$

Where V_D is the voltage drop across the re-circulatory diode. Operating at high switching frequency raises the minimum input voltage necessary to maintain regulation.

6.4.6 Current Limit

The LM25574 contains a unique current monitoring scheme for control and overcurrent protection. When set correctly, the emulated current sense signal provides a signal which is proportional to the buck switch current with a scale factor of 2.0 V / A. The emulated ramp signal is applied to the current limit comparator. If the emulated ramp signal exceeds 1.4 V (0.7A) the present current cycle is terminated (cycle-by-cycle current limiting). In applications with small output inductance and high input voltage the switch current can overshoot due to the propagation delay of the current limit comparator. If an overshoot occurs, the diode current sampling circuit detects the excess inductor current during the off-time of the buck switch. If the sample and hold DC level exceeds the 1.4 V current limit threshold, the buck switch is disabled and skip pulses until the diode current sampling circuit detects the inductor current has decayed below the current limit threshold. This approach prevents current runaway conditions due to propagation delays or inductor saturation because the inductor current is forced to decay following any current overshoot.

6.4.7 Soft-Start

The soft-start feature allows the regulator to gradually reach the initial steady state operating point, thus reducing start-up stresses and surges. The internal soft-start current source, set to 10 μ A, gradually increases the voltage of an external soft-start capacitor connected to the SS pin. The soft-start capacitor voltage is connected to the reference input of the error amplifier. Various sequencing and tracking schemes can be implemented using external circuits that limit or clamp the voltage level of the SS pin.

In the event a fault is detected (over-temperature, V_{CC} UVLO, SD) the soft-start capacitor is discharged. When the fault condition is no longer present a new soft-start sequence commences.

6.4.8 Boost Pin

The LM25574 integrates an N-Channel buck switch and associated floating high voltage level shift / gate driver. This gate driver circuit works in conjunction with an internal diode and an external bootstrap capacitor. TI recommends a 0.022 μ F ceramic capacitor connected with short traces between the BST pin and SW pin. During the off-time of the buck switch, the SW pin voltage is approximately -0.5 V and the bootstrap capacitor

is charged from Vcc through the internal bootstrap diode. When operating with a high PWM duty cycle, the buck switch is forced off each cycle for 500ns to make sure that the bootstrap capacitor is recharged.

Under very light load conditions or when the output voltage is pre-charged, the SW voltage does not remain low during the off-time of the buck switch. If the inductor current falls to zero and the SW pin rises, the bootstrap capacitor does not receive sufficient voltage to operate the buck switch gate driver. For these applications, the PRE pin can be connected to the SW pin to pre-charge the bootstrap capacitor. The internal pre-charge MOSFET and diode connected between the PRE pin and PGND turns on each cycle for 250ns just prior to the onset of a new switching cycle. If the SW pin is at a normal negative voltage level (continuous conduction mode), then no current flows through the pre-charge MOSFET/diode.

6.4.9 Thermal Protection

Internal Thermal Shutdown circuitry is provided to protect the integrated circuit in the event the maximum junction temperature is exceeded. When activated, typically at 165°C, the controller is forced into a low power reset state, disabling the output driver and the bias regulator. This feature is provided to prevent catastrophic failures from accidental device overheating.

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The LM25574 is a step-down DC/DC converter, typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 0.5A. The following design procedure can be used to select components for the LM25574.





Figure 7-1. LM25574 Reference Schematic

7.2 Typical Application

7.2.1 Typical Schematic for High Frequency (1MHz) Application



7.2.2 Design Requirements

The procedure for calculating the external components is illustrated with the following design example. The Bill of Materials for this design is listed in [Table 7-1](#). The circuit shown in [Functional Block Diagram](#) is configured for the following specifications:

- $V_{OUT} = 5 \text{ V}$
- $V_{IN} = 7 \text{ V to } 42 \text{ V}$
- $F_s = 300 \text{ kHz}$
- Minimum load current (for CCM) = 100 mA
- Maximum load current = 0.5 A

7.2.3 Detailed Design Procedure

7.2.3.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LM25574 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

7.2.3.2 External Components

The procedure for calculating the external components is shown with the following design example. The following table lists the bill of materials for this design.

Table 7-1. 5V, 0.5A Demo Board Bill of Materials

ITEM	PART NUMBER	DESCRIPTION	VALUE
C 1	C3225X7R2A105M	CAPACITOR, CER, TDK	1 μ , 100V
C 2	OPEN	NOT USED	
C 3	C0805A471K1GAC	CAPACITOR, CER, KEMET	470p, 100V
C 4	C2012X7R2A103K	CAPACITOR, CER, TDK	0.01 μ , 100V
C 5	C2012X7R2A223K	CAPACITOR, CER, TDK	0.022 μ , 100V
C 6	OPEN	NOT USED	
C 7	C2012X7R2A223K	CAPACITOR, CER, TDK	0.022 μ , 100V
C 8	C2012X7R1C474M	CAPACITOR, CER, TDK	0.47 μ , 16V
C 9	C3225X7R1C226M	CAPACITOR, CER, TDK	22 μ , 16V
D 1	CMSH2-100M	DIODE, 100V, CENTRAL	
L 1	DR74-101	INDUCTOR, COOPER	100 μ H
R 1	OPEN	NOT USED	
R 2	OPEN	NOT USED	
R 3	CRCW08052102F	RESISTOR	21k Ω
R 4	CRCW08052492F	RESISTOR	24.9k Ω
R 5	CRCW08055111F	RESISTOR	5.11k Ω
R 6	CRCW08051651F	RESISTOR	1.65k Ω
U 1	LM5574	REGULATOR, TEXAS INSTRUMENTS	

7.2.3.3 R₃ -R_T Resistor

R_T sets the oscillator switching frequency. Generally, higher frequency applications are smaller but have higher losses. Operation at 300 kHz was selected for this example as a reasonable compromise for both small size and high efficiency. The value of R_T for 300 kHz switching frequency can be calculated in [Equation 5](#):

$$R_T = \frac{[(1 / 300 \times 10^3) - 580 \times 10^{-9}]}{135 \times 10^{-12}} \quad (5)$$

The nearest standard value of 21 k Ω was chosen for R_T.

7.2.3.4 L1-Inductor

The inductor value is determined based on the operating frequency, load current, ripple current, and the minimum and maximum input voltage ($V_{IN(min)}$, $V_{IN(max)}$).




Figure 7-2. Inductor Current Waveform

To keep the circuit in continuous conduction mode (CCM), the maximum ripple current I_{RIPPLE} must be less than twice the minimum load current, or 0.2 A_{p-p}. Using this value of ripple current, the value of inductor (L1) is calculated using the following:

$$L1 = \frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{I_{RIPPLE} \times F_S \times V_{IN(max)}} \quad (6)$$

$$L1 = \frac{5V \times (42V - 5V)}{0.2A \times 300 \text{ kHz} \times 42V} = 73 \mu\text{H} \quad (7)$$

This procedure provides a guide to select the value of L1. The nearest standard value (100 μ H) is used. L1 must be rated for the peak current (I_{PK+}) to prevent saturation. During normal loading conditions, the peak current occurs at maximum load current plus maximum ripple. During an overload condition the peak current is limited to 0.7A nominal (0.85A maximum). The selected inductor (see [Equation 7](#)) has a conservative 1.0 Amp saturation current rating. For this manufacturer, the saturation rating is defined as the current necessary for the inductance to reduce by 30%, at 20°C.

7.2.3.5 C3 (C_{RAMP})

With the inductor value selected, the value of C3 (C_{RAMP}) necessary for the emulation ramp circuit is:

$$C_{RAMP} = L \times 5 \times 10^{-6} \quad (8)$$

Where L is in Henrys

With L1 selected for 100 μ H, the recommended value for C3 is 470pF (nearest standard value).

7.2.3.6 C9-Output Capacitor

The output capacitor, C9, smooths the inductor ripple current and provides a source of charge for transient loading conditions. For this design a 22 μ F ceramic capacitor was selected. The ceramic capacitor provides ultra low ESR to reduce the output ripple voltage and noise spikes. An approximation for the output ripple voltage is:

$$\Delta V_{OUT} = \Delta I_L \times \left(ESR + \frac{1}{8 \times F_S \times C_{OUT}} \right) \quad (9)$$

7.2.3.7 C1-Input Capacitor

The regulator supply voltage has a large source impedance at the switching frequency. Good quality input capacitors are necessary to limit the ripple voltage at the VIN pin while supplying most of the switch current during the on-time. When the buck switch turns on, the current into the VIN pin steps to the lower peak of the inductor current waveform, ramps up to the peak value, then drops to zero at turn-off. The average current into

VIN during the on-time is the load current. The input capacitance must be selected for RMS current rating and minimum ripple voltage. A good approximation for the required ripple current rating necessary is $I_{RMS} > I_{OUT} / 2$.

Quality ceramic capacitors with a low ESR must be selected for the input filter. To allow for capacitor tolerances and voltage effects, one 1.0 μ F, 100 V ceramic capacitor is used. If step input voltage transients are expected near the maximum rating of the LM25574, a careful evaluation of ringing and possible spikes at the device VIN pin must be completed. An additional damping network or input voltage clamp can be required in these cases.

7.2.3.8 C8- V_{CC} Capacitor

The capacitor at the V_{CC} pin provides noise filtering and stability for the V_{CC} regulator. The recommended value of C8 must be no smaller than 0.1 μ F, and must be a good quality, low ESR, ceramic capacitor. A value of 0.47 μ F was selected for this design.

7.2.3.9 C7- BST capacitor

The bootstrap capacitor between the BST and the SW pins supplies the gate current to charge the buck switch gate at turn-on. The recommended value of C7 is 0.022 μ F, and must be a good quality, low ESR, ceramic capacitor.

7.2.3.10 C4 - SS Capacitor

The capacitor at the SS pin determines the soft-start time, that is the time for the reference voltage and the output voltage, to reach the final regulated value. The time is determined from [Equation 10](#):

$$t_{ss} = \frac{C4 \times 1.225V}{10 \mu A} \quad (10)$$

For this application, a C4 value of 0.01 μ F was chosen which corresponds to a soft-start time of 1ms.

7.2.3.11 R5, R6 - Feedback Resistor

R5 and R6 set the output voltage level Use [Equation 11](#) to calculate the ratio of these resistors:

$$R5/R6 = (V_{OUT} / 1.225V) - 1 \quad (11)$$

For a 5 V output, the R5 and R6 ratio calculates to 3.082. The resistors must be chosen from standard value resistors, a good starting point is selection in the range of 1.0 k Ω – 10 k Ω . Values of 5.11 k Ω for R5, and 1.65 k Ω for R6 were selected.

7.2.3.12 R1, R2, C2 - SD Pin Components

A voltage divider can be connected to the SD pin to set a minimum operating voltage $V_{IN(min)}$ for the regulator. If this feature is required, the easiest approach to select the divider resistor values is to select a value for R1 (between 10 k Ω and 100 k Ω recommended) then calculate R2 from [Equation 12](#):

$$R2 = 1.225 \times \left(\frac{R1}{V_{IN(min)} + (5 \times 10^{-6} \times R1) - 1.225} \right) \quad (12)$$

Capacitor C2 provides filtering for the divider. The voltage at the SD pin must never exceed 8 V, when using an external set-point divider, clamping the SD pin at high input voltage conditions can be necessary. The reference design uses the full range of the LM25574 (6 V to 42 V); therefore these components can be omitted. With the SD pin open circuit, the LM25574 responds after the Vcc UVLO threshold is satisfied.

7.2.3.13 R4, C5, C6 - Compensation Components

These components configure the error amplifier gain characteristics to accomplish a stable overall loop gain. One advantage of current mode control is the ability to close the loop with only two feedback components, R4 and C5. The overall loop gain is the product of the modulator gain and the error amplifier gain. The DC modulator gain of the LM25574 is as follows:

$$\text{DC Gain}_{(\text{MOD})} = G_{\text{m}(\text{MOD})} \times R_{\text{LOAD}} = 0.5 \times R_{\text{LOAD}} \quad (13)$$

The dominant low frequency pole of the modulator is determined by the load resistance ($R_{\text{LOAD},}$) and output capacitance (C_{OUT}). The corner frequency of this pole is:

$$f_{\text{p}(\text{MOD})} = 1 / (2\pi R_{\text{LOAD}} C_{\text{OUT}}) \quad (14)$$

For $R_{\text{LOAD}} = 20\Omega$ and $C_{\text{OUT}} = 22\mu\text{F}$ then $f_{\text{p}(\text{MOD})} = 362\text{Hz}$

$$\text{DC Gain}_{(\text{MOD})} = 0.5 \times 20 = 20\text{dB}$$

For the design example of [Section 6.2](#) the following modulator gain vs. frequency characteristic was measured as shown in [Figure 7-3](#).




Figure 7-3. Gain and Phase of Modulator $R_{\text{LOAD}} = 20$ Ohms and $C_{\text{OUT}} = 22\mu\text{F}$

Components R4 and C5 configure the error amplifier as a type II configuration which has a pole at DC and a zero at $f_Z = 1 / (2\pi R4 C5)$. The error amplifier zero cancels the modulator pole leaving a single pole response at the crossover frequency of the loop gain. A single pole response at the crossover frequency yields a very stable loop with 90 degrees of phase margin.

For the design example, a target loop bandwidth (crossover frequency) of 25kHz was selected. The compensation network zero (f_Z) must be selected at least an order of magnitude less than the target crossover frequency. This requirement constrains the product of R4 and C5 for a desired compensation network zero $1 / (2\pi R4 C5)$ to be less than 2 kHz. Increasing R4, while proportionally decreasing C5, increases the error amp gain. Conversely, decreasing R4 while proportionally increasing C5, decreases the error amp gain. For the design example C5 was selected for 0.022 μF and R4 was selected for 24.9 k Ω . These values configure the compensation network zero at 290 Hz. The error amp gain at frequencies greater than f_Z is: $R4 / R5$, which is approximately 5 (14dB).




Figure 7-4. Error Amplifier Gain and Phase

The overall loop can be predicted as the sum (in dB) of the modulator gain and the error amp gain.




Figure 7-5. Overall Loop Gain and Phase

If a network analyzer is available, the modulator gain can be measured and the error amplifier gain can be configured for the desired loop transfer function. If a network analyzer is not available, the error amplifier compensation components can be designed with the guidelines given. Step load transient tests can be performed to verify acceptable performance. The step load goal is minimum overshoot with a damped response. C6 can be added to the compensation network to decrease noise susceptibility of the error amplifier. The value of C6 must be sufficiently small because the addition of this capacitor adds a pole in the error amplifier transfer function. This pole must be well beyond the loop crossover frequency. A good approximation of the location of the pole added by C6 is: $f_{p2} = f_z \times C_5 / C_6$.

7.2.3.14 Bias Power Dissipation Reduction

Buck regulators operating with high input voltage can dissipate an appreciable amount of power for the bias of the IC. The V_{CC} regulator must step-down the input voltage V_{IN} to a nominal V_{CC} level of 7V. The large voltage drop across the V_{CC} regulator translates into a large power dissipation within the V_{CC} regulator. There are several techniques that can significantly reduce this bias regulator power dissipation. [Figure 7-6](#) and [Figure 7-7](#) depict two methods to bias the IC from the output voltage. In each case the internal V_{CC} regulator is used to initially bias the V_{CC} pin. After the output voltage is established, the V_{CC} pin potential is raised above the nominal 7 V regulation level, which effectively disables the internal V_{CC} regulator. The voltage applied to the V_{CC} pin must never exceed 14 V. The V_{CC} voltage must never be larger than the V_{IN} voltage.




Figure 7-6. VCC Bias from VOUT for $8V < VOUT < 14V$




Figure 7-7. VCC Bias with Additional Winding on the Output Inductor

7.2.4 Application Curves

The following characteristics apply to the circuit shown in Figure 7-1. These parameters are not tested and represent typical performance only. Unless otherwise stated, the following conditions apply: VIN = 24V, TA = 25°C.



Figure 7-8. DCM Steady State Ripple




Figure 7-9. CCM Steady State Ripple



Figure 7-10. Load Regulation



Figure 7-11. Start-Up Operation

7.3 Power Supply Recommendations

The characteristics of the input supply must be compatible with the specifications found in this data sheet. In addition, the input supply must be capable of delivering the required input current to the loaded regulator. The average input current can be estimated with the following equation

$$I_{IN} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \quad (15)$$

Where

η is the efficiency.

If the regulator is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. The parasitic inductance and resistance of the input cables can have an adverse effect on the operation of the regulator. The parasitic inductance, in combination with the low-ESR, ceramic input capacitors, can form an underdamped resonant circuit, resulting in overvoltage transients at the input to the regulator. The parasitic resistance can cause the voltage at the VIN pin to dip whenever a load transient is applied to the output. If the application is operating close to the minimum input voltage, this dip can cause the regulator to momentarily shut down and reset. The best way to solve these kinds of issues is to limit the distance from the input supply to the regulator or plan to use an aluminum or tantalum input capacitor in parallel with the ceramics. The moderate ESR of these types of capacitors help dampen the input resonant circuit and reduce any overshoots. A value in the range of 20μF to 100μF is usually sufficient to provide input damping and help to hold the input voltage steady during large load transients.

Sometimes, for other system considerations, an input filter is used in front of the regulator. This action can lead to instability, as well as some of the effects mentioned above, unless designed carefully. [The AN-2162 Simple Success With Conducted EMI From DC/DC Converters application note](#) provides helpful suggestions when designing an input filter for any switching regulator.

In some cases, a transient voltage suppressor (TVS) is used on the input of regulators. One class of this device has a snap-back characteristic (thyristor type). TI does not recommend the use of a device with this type of characteristic. When the TVS fires, the clamping voltage falls to a very low value. If this voltage is less than the output voltage of the regulator, the output capacitors discharge through the device back to the input. This uncontrolled current flow can damage the device.

7.4 Layout

7.4.1 Layout Guidelines

7.4.1.1 PCB Layout and Thermal Considerations

The circuit in [Section 6.2](#) serves as both a block diagram of the LM25574 and a typical application board schematic for the LM25574. In a buck regulator there are two loops where currents are switched very fast. The first loop starts from the input capacitors, to the regulator VIN pin, to the regulator SW pin, to the inductor then out to the load. The second loop starts from the output capacitor ground, to the regulator PGND pins, to the regulator IS pins, to the diode anode, to the inductor and then out to the load. Minimizing the loop area of these two loops reduces the stray inductance and minimizes noise and possible erratic operation. TI recommends a ground plane in the PC board as a means to connect the input filter capacitors to the output filter capacitors and the PGND pins of the regulator. Connect all of the low power ground connections (C_{SS} , R_T , C_{RAMP}) directly to the regulator AGND pin. Connect the AGND and PGND pins together through the topside copper trace. Place several vias in this trace to the ground plane.

The two highest power dissipating components are the re-circulating diode and the LM25574 regulator IC. The easiest method to determine the power dissipated within the LM25574 is to measure the total conversion losses ($P_{in} - P_{out}$) then subtract the power losses in the Schottky diode, output inductor and snubber resistor. An approximation for the Schottky diode loss is $P = (1 - D) \times I_{out} \times V_{fwd}$. An approximation for the output inductor power is $P = I_{out}^2 \times R \times 1.1$, where R is the DC resistance of the inductor and the 1.1 factor is an approximation for the AC losses. If a snubber is used, an approximation for the damping resistor power dissipation is $P = V_{in}^2 \times F_{sw} \times C_{snub}$, where F_{sw} is the switching frequency and C_{snub} is the snubber capacitor.

The most significant variables that affect the power dissipated by the LM25574 are the output current, input voltage and operating frequency. The power dissipated while operating near the maximum output current and maximum input voltage can be appreciable. The operating frequency of the LM25574 evaluation board has been designed for 300 kHz. When operating at 0.5 A output current with a 42 V input the power dissipation of the LM25574 regulator is approximately 0.36 W.

The junction-to-ambient thermal resistance of the LM25574 varies with the application. The most significant variables are the area of copper in the PC board, and the amount of forced air cooling provided. The junction-to-ambient thermal resistance of the LM25574 mounted in the evaluation board varies from 90°C/W with no airflow to 60°C/W with 900 LFM (Linear Feet per Minute). With a 25°C ambient temperature and no airflow, the predicted junction temperature for the LM25574 is $25 + (90 \times 0.36) = 57^\circ\text{C}$. If the evaluation board is operated at 0.5 A output current, 42 V input voltage and high ambient temperature for a prolonged period of time the thermal shutdown protection within the IC can activate. The IC turns off allowing the junction to cool, followed by restart with the soft-start capacitor reset to zero.

7.4.2 Layout Example




Figure 7-12. Component Side




Figure 7-13. Solder Side




Figure 7-14. Silkscreen

8 Device and Documentation Support

8.1 Device Support

8.1.1 Developmental Support

8.1.1.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LM25574 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution

 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision H (August 2017) to Revision I (April 2025)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Changed all instances of legacy terminology to controller and peripheral.....	1
• Added WEBENCH links	1
• Added TYPE column in the <i>Pin Configuration and Functions</i> section.....	3
• Added Charged-device model (CDM) spec to the <i>ESD Ratings</i> table.....	5
• Changed Bias Current (lin) from 3.7mA to 2mA.....	6
• Changed Shutdown Current (lin) from 57uA to 48uA.....	6
• Changed BOOST UVLO Hysteresis from 0.56V to 0.93V.....	6
• Changed FB Bias Current from 17nA to 10nA.....	6
• Updated the <i>Application Information</i> section to comply with current TI format by moving sections into the <i>Detailed Design Procedure</i> section.....	17
• Added the <i>Design Requirements</i> section.....	18
• Added the <i>Application Curves</i> section.....	25
• Added the <i>Power Supply Recommendations</i> section.....	25

Changes from Revision G (April 2013) to Revision H (August 2017)	Page
• Added <i>Application and Implementation</i> section <i>Device Information</i> table, <i>Pin Configuration and Functions</i> section, <i>ESD Ratings</i> table, <i>Thermal Information</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section.....	1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LM25574MT/NOPB	Active	Production	TSSOP (PW) 16	92 TUBE	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	L25574 MT
LM25574MT/NOPB.A	Active	Production	TSSOP (PW) 16	92 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L25574 MT
LM25574MT/NOPB.B	Active	Production	TSSOP (PW) 16	92 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L25574 MT
LM25574MTX/NOPB	Active	Production	TSSOP (PW) 16	2500 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	L25574 MT
LM25574MTX/NOPB.A	Active	Production	TSSOP (PW) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L25574 MT
LM25574MTX/NOPB.B	Active	Production	TSSOP (PW) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L25574 MT

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM25574 :


- Automotive : [LM25574-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM25574MTX/NOPB	TSSOP	PW	16	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM25574MTX/NOPB	TSSOP	PW	16	2500	367.0	367.0	35.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μ m)	B (mm)
LM25574MT/NOPB	PW	TSSOP	16	92	495	8	2514.6	4.06
LM25574MT/NOPB	PW	TSSOP	16	92	530	10.2	3600	3.5
LM25574MT/NOPB.A	PW	TSSOP	16	92	495	8	2514.6	4.06
LM25574MT/NOPB.A	PW	TSSOP	16	92	530	10.2	3600	3.5
LM25574MT/NOPB.B	PW	TSSOP	16	92	530	10.2	3600	3.5
LM25574MT/NOPB.B	PW	TSSOP	16	92	495	8	2514.6	4.06


PACKAGE OUTLINE

PW0016A



TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/B 12/2023

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated