


FEATURES

- **WIDE OPERATING FREQUENCY RANGE:**
 $f_{IN} = 2.0$ to 9.0 GHz ($T_A = 25^\circ\text{C}$)
- **LOW POWER DISSIPATION**
- **DIVISION RATIO OF 2**
- **GUARANTEED OPERATING TEMPERATURE OVER AN AMBIENT RANGE OF -25°C TO $+75^\circ\text{C}$**

DESCRIPTION AND APPLICATIONS

The UPG504B/P is a GaAs divide-by-2 prescaler that is capable of operating up to 9 GHz. It is designed as the prescaler in the frequency synthesizers of microwave communication systems and measurement equipment. The UPG504B/P is a dynamic divider. This device employs buffered FET logic (BFL). It is housed in a hermetic 8-lead ceramic flat package that is easy to install and reliable under harsh environments.

UPG504B (CHIP)
 $t = 0.14$



- | | | |
|--------|---------|---------|
| 1. IN | 4. Vss2 | 7. Vss1 |
| 2. GND | 5. GND | 8. VDD |
| 3. Vgg | 6. OUT | 9. GND |

RECOMMENDED CHIP ASSEMBLY CONDITIONS

Die Attachment

Atmosphere: N₂ gas
 Temperature: $320 \pm 3^\circ\text{C}$
 AuSn Preform: UPG504P 0.5 x 0.5 x 0.05t (mm), 1 piece
 The hard solder such as AuSi or AuGe which has a higher melting point than AuSn should not be used.

Base material:


CuW, Cu, KV
 Epoxy Die Attach is not recommended.

Bonding:

Machine: TCB
 Wire: 30 μm diameter Au wire
 Temperature: $260 \pm 10^\circ\text{C}$
 Strength: $44 \pm 5\text{g}$
 Atmosphere: N₂ gas

OUTLINE DIMENSIONS (Units in mm)

OUTLINE BF08



PIN CONNECTIONS

1. Output
2. Vss1
3. NC*
4. VDD
5. Input
6. NC
7. Vgg**
8. Vss2

FLANGE : GND

*Non Connection

**Normally open. This Terminal can be used to suppress self-oscillation.

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$)

SYMBOLS	PARAMETERS	UNITS	RATINGS
VDD	Supply Voltage	V	+5
Vss2	Supply Voltage	V	-5
PIN	Input Power Level	dBm	+13
PT	Total Power Dissipation	W	1.5
TSTG	Storage Temperature	$^\circ\text{C}$	-65 to +175
Tc	Case Temperature	$^\circ\text{C}$	-65 to +125

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$)

PART NUMBER PACKAGE OUTLINE			UPG504B, UPG504P BF08		
SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	MAX
I _{DD}	Supply Current at V _{DD} = 3.8 V, V _{SS1} = 0 V, V _{SS2} = -2.2 V	mA	38	55	78
I _{SS1}	Supply Current at V _{DD} = 3.8 V, V _{SS1} = 0 V, V _{SS2} = -2.2 V	mA	18	20	24
I _{SS2}	Supply Current at V _{DD} = 3.8 V, V _{SS1} = 0 V, V _{SS2} = -2.2 V	mA	20	35	54
f _{IN(U)}	Upper Limit of Input Frequency at V _{DD} = 3.8 V, V _{SS1} = 0 V, V _{SS2} = -2.2 V, P _{IN} = +9 to +10 dBm	GHz	8.6	9	
f _{IN(L)}	Lower Limit of Input Frequency at V _{DD} = 3.8 V, V _{SS1} = 0 V, V _{SS2} = -2.2 V, P _{IN} = +9 to +10 dBm	GHz		2	2.2
P _{IN}	Input Power at V _{DD} = 3.8 V, V _{SS1} = 0 V, V _{SS2} = -2.2 V, f _{IN} = 2.2 to 8.6 GHz f _{IN} = 5.0 to 7.4 GHz	dBm dBm	+9 +3		+10 +10
P _{OUT}	Output Power at V _{DD} = 3.8 V, V _{SS1} = 0 V, V _{SS2} = -2.2 V, f _{IN} = 8.0 GHz, P _{IN} = +10 dBm f _{IN} = 2.2 GHz, P _{IN} = +10 dBm	dBm dBm	-3 0	+2	

ELECTRICAL CHARACTERISTICS ($T_A = -25$ to $+75^\circ\text{C}$)


PART NUMBER PACKAGE OUTLINE			UPG504B, UPG504P BF08		
SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	MAX
I _{DD}	Supply Current at V _{DD} = 3.8 V, V _{SS1} = 0 V, V _{SS2} = -2.2 V	mA		55	
I _{SS1}	Supply Current at V _{DD} = 3.8 V, V _{SS1} = 0 V, V _{SS2} = -2.2 V	mA		20	
I _{SS2}	Supply Current at V _{DD} = 3.8 V, V _{SS1} = 0 V, V _{SS2} = -2.2 V	mA		35	
f _{IN(U)}	Upper Limit of Input Frequency at V _{DD} = 3.8 V, V _{SS1} = 0 V, V _{SS2} = -2.2 V, P _{IN} = +9 to +10 dBm	GHz	8.0	8.4	
f _{IN(L)}	Lower Limit of Input Frequency at V _{DD} = 3.8 V, V _{SS1} = 0 V, V _{SS2} = -2.2 V, P _{IN} = +9 to +10 dBm	GHz		2.3	2.5
P _{IN}	Input Power at V _{DD} = 3.8 V, V _{SS1} = 0 V, V _{SS2} = -2.2 V, f _{IN} = 2.5 to 8.0 GHz f _{IN} = 5.0 to 7.0 GHz	dBm dBm	+9 +4		+10 +10
P _{OUT}	Output Power at V _{DD} = 3.8 V, V _{SS1} = 0 V, V _{SS2} = -2.2 V, f _{IN} = 8.0 GHz, P _{IN} = +10 dBm f _{IN} = 2.5 GHz, P _{IN} = +10 dBm	dBm dBm	-4 -1	-1 +1	

5

POWER SUPPLY CONFIGURATIONS (V_{GG1} and V_{GG2} are normally open)


CONFIGURATION 1

C: 1000–5000 pF CHIP CAPACITOR




CONFIGURATION 2

C: 1000–5000 pF CHIP CAPACITOR



CONFIGURATION 3

C: 1000–5000 pF CHIP CAPACITOR




POWER SUPPLY CONFIGURATIONS

SELF OSCILLATION

1. To prevent self oscillation of UPG504B, V_{GG} is used. When you apply -9 V to V_{GG} self oscillation of UPG504B will stop.
($V_{DD} = 3.8\text{ V}$, $V_{SS1} = 0\text{ V}$, $V_{SS2} = -2.2\text{ V}$).
Also a chip capacitor should be used. Please refer to the figure below.


CONFIGURATION 4

C: 1000–5000 pF CHIP CAPACITOR




When used in a PLL synthesizer application use the $50\ \Omega$ chip resistor and $10\ \mu\text{F}$ capacitor shown in configurations, 1, 2 and 3. These resistors and capacitors may not be required if only used for counter applications.

TYPICAL INPUT SENSITIVITY CURVE ($T_A = 25^\circ\text{C}$)




TEST CIRCUIT BLOCK DIAGRAM




TEST CIRCUIT

2 Bias Supply




$V_{DD} = +3.8 \text{ V}$
 $V_{SS1} = \text{GND}$
 $V_{SS2} = -2.2 \text{ V}$

Single Bias Supply



$V_{DD} = \text{GND}$
 $V_{SS2} = -6.0 \text{ V}$

For V_{SS1} , the bias voltage of -6.0 V should be applied through 2.2 V zener diode.



$V_{DD} = +6.0 \text{ V}$
 $V_{SS2} = \text{GND}$

V_{SS1} should be connected to GND through 2.2 V zener diode.

TEST JIG DRAWING (Units in mm)

