

SNx4HC157 Quadruple 2-Line to 1-Line Data Selectors/Multiplexers

1 Features

- Wide operating voltage range of 2V to 6V
- Outputs can drive up to 15 LSTTL loads
- Low power consumption, 80µA max I_{CC}
- Typical t_{pd} = 11ns
- ±6mA output drive at 5V
- Low input current of 1µA max


2 Description

The SNx4HC157 contains four data selectors/ multiplexers to select one of two data sources. All channels are controlled by the same address select (\overline{A}/B) input, and strobe (\overline{G}) input. A high level at the strobe terminal forces all outputs low.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)(2)		
	D (SOIC, 16)	9.90 mm × 3.90 mm		
	DB (SSOP, 16)	6.20 mm × 5.30 mm		
SN74HC157	N (PDIP, 16)	19.31 mm × 6.35 mm		
J	NS (SOP, 16)	6.20 mm × 5.30 mm		
	PW (TSSOP, 16)	5.00 mm × 4.40 mm		
	J (CDIP, 16)	24.38 mm × 6.92 mm		
SN54HC157	FK (LCCC, 20)	8.89 mm × 8.45 mm		
	W (CFP, 16)	10.16 mm × 6.73 mm		

- For more information, see Section 10.
- The body size (length × width) is a nominal value and does not include pins.



Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages.

Functional Block Diagram




Table of Contents


1 Features	1	7 Application and Implementation	
2 Description	1	7.1 Application Information	. 10
3 Pin Configuration and Functions	3	7.2 Typical Application	. 10
4 Specifications	4	7.3 Power Supply Recommendations	13
4.1 Absolute Maximum Ratings	4	7.4 Layout	. 13
4.2 Recommended Operating Conditions	4	8 Device and Documentation Support	
4.3 Thermal Information	4	8.1 Documentation Support	. 15
4.4 Electrical Characteristics	<mark>5</mark>	8.2 Receiving Notification of Documentation Updates	15
4.5 Switching Characteristics	<mark>5</mark>	8.3 Support Resources	. 15
4.6 Operating Characteristics	6	8.4 Trademarks	15
5 Parameter Measurement Information	<mark>7</mark>	8.5 Electrostatic Discharge Caution	15
6 Detailed Description	8	8.6 Glossary	15
6.1 Overview		9 Revision History	.15
6.2 Functional Block Diagram	8	10 Mechanical, Packaging, and Orderable	
6.3 Feature Description	8	Information	. 16
6.4 Device Functional Modes	9		



3 Pin Configuration and Functions



J, D, DB, N, NS, or PW package 16-Pin CDIP, SOIC, SSOP, PDIP, SO, TSSOP Top View



NC - No internal connection

FK package 20-Pin LCCC Top View

Pin Functions

PI	IN		
SOIC or TSSOP NO.	NAME	TYPE ⁽¹⁾	DESCRIPTION
1	Ā/B	I	Address select
2	1A	I	Channel 1, data input A
3	1B	I	Channel 1, data input B
4	1Y	I	Channel 1, data output
5	2A	0	Channel 2, data input A
6	2B	0	Channel 2, data input B
7	2Y	I	Channel 2, data output
8	GND	_	Ground
9	3Y	I	Channel 3, data output
10	3B	I	Channel 3, data input B
11	3A	I	Channel 3, data input A
12	4Y	I	Channel 4, data output
13	4B	I	Channel 4, data input B
14	4A	I	Channel 4, data input A
15	G	I	Output strobe, active low
16	V _{CC}	_	Positive supply

(1) I = input, O = output, P = power, FB = feedback, GND = ground, N/A = not applicable

4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

·		,	MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
I _{IK}	Input clamp current (2)	(V _I < 0 or V _I > V _{CC})		±20	mA
I _{OK}	Output clamp current (2)	(V _O < 0 or V _O > V _{CC})		±20	mA
Io	Continuous output current	(V _O = 0 to V _{CC})		±35	mA
	Continuous current through Vo	cc or GND		±70	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

4.2 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)(1)

			SN	154HC157		SN	74HC157	,	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
V _{CC}	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
V _{IH}	V _{IH} High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		V _{CC} = 6 V	4.2			4.2			
		V _{CC} = 2 V			0.5			0.5	
V _{IL}	V _{IL} Low-level input voltage	V _{CC} = 4.5 V			1.35			1.35	V
		V _{CC} = 6 V			1.8			1.8	
VI	Input voltage	,	0		V _{CC}	0		V _{CC}	V
Vo	Output voltage		0		V _{CC}	0		V _{CC}	V
		V _{CC} = 2 V			1000			1000	
t _t	Input transition rise/fall time	V _{CC} = 4.5 V			500			500	ns
		V _{CC} = 6 V			400			400	
T _A	Operating free-air temperature		-55		125	-55		125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report Implications of Slow or Floating SMOS Inputs, literature number SCBA004.

4.3 Thermal Information

		D (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	
THERMAL METRIC		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance (1)	73	82	67	64	108	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



4.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS(1)	v	Т,	_A = 25°C		SN54HC	157	SN74HC	157	UNIT
PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	Olviii
		2 V	1.9	1.998		1.9		1.9		
	$I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		
V _{OH}		6 V	5.9	5.999		5.9		5.9		V
I _{OH} = −6 mA		4.5 V	3.98	4.3		3.7		3.7		
	I _{OH} = -7.8 mA		5.48	5.8		5.2		5.2		
		2 V		0.002	0.1		0.1		0.1	
	I_{OL} = 20 μ A	4.5 V		0.001	0.1		0.1		0.1	
V _{OL}		6 V		0.001	0.1		0.1		0.1	V
	I _{OL} = 6 mA	4.5 V		0.17	0.26		0.4		0.4	
	I _{OL} = 7.8 mA	6 V		0.15	0.26		0.4		0.4	
I _I	V _I = V _{CC} or 0	6 V		±0.1	±100	-	±1000		±1000	nA
I _{CC}	$V_I = V_{CC}$ or 0 $I_O = 0$	6 V			8		160		160	μΑ
Ci	•	2 V to 6 V		3	10		10		10	pF

⁽¹⁾ $V_I = V_{IH}$ or V_{IL} , unless otherwise noted.

4.5 Switching Characteristics

over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (See Mechanical, Packaging, and Orderable Information

	PARAMETER	FROM	TO (OUTPUT)	V _{CC}	TA	= 25°C		SN54HC157	SN74HC157	UNIT																							
	PARAMETER	(INPUT)	10 (001701)	(V)	MIN	TYP	MAX	MIN MAX	MIN MAX																								
				2		63	125	190	190																								
		A or B	Y	4.5		13	25	38	38	ns																							
			6		11	21	32	32																									
			2		67	125	190	190																									
t _{pd}	Propagation delay	Ā/B	Y	4.5		18	25	38	38	ns																							
				6		14	21	32	32																								
				2		59	115	170	170																								
		G	Y	4.5		16	23	34	34	ns																							
				6		13	20	29	29																								
				2		28	60	90	90																								
t _t Transition time							Y					Y	Y	Y	Y	Υ	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	4.5		8	12	18	18	ns
				6		6	10	15	15																								

4.5 Switching Characteristics

over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (See Figure 6)

	DADAMETED	FROM	TO (OUTPUT)	V _{CC}	T	_ = 25°C	;	SN54HC1		SN74HC157	LINUT
	PARAMETER	(INPUT)	10 (001701)	10 (001P01) (V)		TYP	MAX	MIN N	IAX	MIN MAX	UNIT
				2		81	190		290	235	
	A or B	Y	4.5		23	38		58	47	ns	
				6		18	33		49	41	
			2		81	210		320	260		
t _{pd}	Propagation delay	Ā/B	Y	4.5		23	42		64	52	ns
				6		18	36		54	45	
				2		91	190		290	235	
		G	Υ	4.5		24	38		58	47	ns
				6		18	33		49	41	
t _t Transition time		Υ	2		45	210		315	265		
			4.5		17	42		63	53	ns	
				6		13	36		53	45	

4.6 Operating Characteristics

 $T_A = 25$ °C

		Test Conditions	TYP	UNIT
C_{pd}	Power dissipation capacitance	No load	40	pF

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



5 Parameter Measurement Information

 t_{pd} is the maximum between t_{PLH} and t_{PHL}




Figure 5-2. Voltage Waveforms
Propagation Delay and Output Transition Times



Figure 5-3. Voltage Waveform Input Rise and Fall Times

- A. C₁ includes probe and test-fixture capacitance.
- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 6 \text{ ns}$, $t_f = 6 \text{ ns}$.
- C. The outputs are measured one at a time with one input transition per measurement.

6 Detailed Description

6.1 Overview

The SNx4HC157 is a high speed silicon gate CMOS multiplexer an excellent choice for multiplexing and data routing applications. It contains four 2:1 multiplexers.

The SNx4HC157 operates asynchronously, with each Y output being equal to the input selected by the address input (\overline{A}/B) . All four channels are controlled by the same address input.

The strobe (\overline{G}) input forces all Y outputs low, regardless of the state of other inputs.

6.2 Functional Block Diagram




Figure 6-1. Logic Diagram (Positive Logic) for SNx4HC157

6.3 Feature Description

6.3.1 Standard CMOS Inputs

This device includes standard CMOS inputs. Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law (R = V ÷ I).

Standard CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in *Implications of Slow or Floating CMOS Inputs*.

Do not leave standard CMOS inputs floating at any time during operation. Unused inputs must be terminated at V_{CC} or GND. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; a $10k\Omega$ resistor, however, is recommended and will typically meet all requirements.

6.3.2 TTL-Compatible CMOS Inputs

This device includes TTL-compatible CMOS inputs. These inputs are specifically designed to interface with TTL logic devices by having a reduced input voltage threshold.

TTL-compatible CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law $(R = V \div I)$.

TTL-compatible CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Do not leave TTL-compatible CMOS inputs floating at any time during operation. Unused inputs must be terminated at V_{CC} or GND. If a system will not be actively driving an input at all times, a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a $10k\Omega$ resistor is recommended and typically will meet all requirements.

6.4 Device Functional Modes

Function Table lists the functional modes of the SNx4HC157.

Table 6-1. Function Table

	INPUTS ⁽¹⁾								
G	SELECT	DA	OUTPUT						
G	Ā/B	Α	Υ						
Н	Х	Х	X	L					
L	L	L	Χ	L					
L	L	Н	Χ	Н					
L	Н	Х	L	L					
L	Н	Х	Н	Н					

(1) H = High Voltage Level, L = Low Voltage Level, X = Do not Care

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The SNx4HC157 is a quadruple 2-to-1 data selector/multiplexer. The following application shows an example of using the device with all required connections to switch a 4-bit data bus between two source devices.

7.2 Typical Application




Figure 7-1. Typical Application Block Diagram

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

7.2.1 Design Requirements

7.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the maximum static supply current, I_{CC}, listed in the *Electrical Characteristics*, and any transient current required for switching.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SNx4HC157 plus the maximum supply current, I_{CC}, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Ensure the maximum total current through GND listed in the *Absolute Maximum Ratings* is not exceeded.

The SNx4HC157 can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50pF.

The SNx4HC157 can drive a load with total resistance described by $R_L \ge V_O / I_O$, with the output voltage and current defined in the *Electrical Characteristics* table with V_{OL} . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.

CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

7.2.1.2 Input Considerations

Input signals must cross $V_{IL(max)}$ to be considered a logic LOW, and $V_{IH(min)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SNx4HC157 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A $10k\Omega$ resistor value is often used due to these factors.

The SNx4HC157 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the Feature Description section for additional information regarding the inputs for this device.

7.2.1.3 Output Considerations

The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

7.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.
- Ensure the capacitive load at the output is ≤ 50pF. This is not a hard limit; by design, however, it will optimize
 performance. This can be accomplished by providing short, appropriately sized traces from the SNx4HC157
 to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_{O(max)})\Omega$. Doing this will prevent the maximum output current from the *Absolute Maximum Ratings* from being violated. Most CMOS inputs have a resistive load measured in M Ω ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.

7.2.3 Application Curve




Figure 7-2. Application Timing Diagram

7.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the Recommended Operating Conditions.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For the SNx4HC157, a 0.1 μ F bypass capacitor is recommended. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1 μ F and 1 μ F are commonly used in parallel.

7.4 Layout

7.4.1 Layout Guidelines

- · Bypass capacitor placement
 - Place near the positive supply terminal of the device
 - Provide an electrically short ground return path
 - Use wide traces to minimize impedance
 - Keep the device, capacitors, and traces on the same side of the board whenever possible
- Signal trace geometry
 - 8mil to 12mil trace width
 - Lengths less than 12cm to minimize transmission line effects
 - Avoid 90° corners for signal traces
 - Use an unbroken ground plane below signal traces
 - Flood fill areas around signal traces with ground
 - For traces longer than 12cm
 - Use impedance controlled traces
 - · Source-terminate using a series damping resistor near the output
 - · Avoid branches; buffer signals that must branch separately

Copyright © 2025 Texas Instruments Incorporated



7.4.2 Layout Example




Figure 7-3. Example Trace Corners for Improved Signal Integrity




Figure 7-4. Example Bypass Capacitor Placement for TSSOP and Similar Packages




Figure 7-5. Example Bypass Capacitor Placement for WQFN and Similar Packages




Figure 7-6. Example Bypass Capacitor Placement for SOT, SC70 and Similar Packages




Figure 7-7. Example Damping Resistor Placement for Improved Signal Integrity

Submit Document Feedback



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support

8.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report
- Texas Instruments, Designing With Logic application report
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application report

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (February 2022) to Revision F (February 2025)

Pag

- Updated SN74HC157 operating temperature to 125°C and respective values in Recommended Operating
 Conditionstable, Electrical Characteristics table, and Switching Characteristics table......

Changes from Revision D (September 2003) to Revision E (February 2022)

Page

 Updated the numbering, formatting, tables, figures, and cross-references throughout the document to reflect modern data sheet standards......

Copyright © 2025 Texas Instruments Incorporated



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

www.ti.com

30-Sep-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-86061012A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 86061012A SNJ54HC 157FK
5962-8606101EA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8606101EA SNJ54HC157J
5962-8606101VEA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8606101VE A SNV54HC157J
5962-8606101VEA.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8606101VE A SNV54HC157J
SN54HC157J	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54HC157J
SN54HC157J.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54HC157J
SN74HC157D	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-40 to 85	HC157
SN74HC157DBR	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC157
SN74HC157DBR.A	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC157
SN74HC157DR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	HC157
SN74HC157DR.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC157
SN74HC157DRG4	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC157
SN74HC157DRG4.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC157
SN74HC157DT	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-40 to 85	HC157
SN74HC157N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HC157N
SN74HC157N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HC157N
SN74HC157NE4	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HC157N
SN74HC157NSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC157
SN74HC157NSR.A	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC157
SN74HC157PW	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-40 to 85	HC157
SN74HC157PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU SN NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC157
SN74HC157PWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC157
SN74HC157PWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC157



-55 to 125

30-Sep-2025

SNJ54HC157W



www.ti.com

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN74HC157PWR1G4	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC157
SN74HC157PWT	Obsolete	Production	TSSOP (PW) 16		-	Call TI	Call TI	-40 to 85	HC157
SNJ54HC157FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 86061012A SNJ54HC 157FK
SNJ54HC157FK.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 86061012A SNJ54HC 157FK
SNJ54HC157J	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8606101EA SNJ54HC157J
SNJ54HC157J.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8606101EA SNJ54HC157J
SNJ54HC157W	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SNJ54HC157W

⁽¹⁾ Status: For more details on status, see our product life cycle.

Active

SNJ54HC157W.A

Nο

SNPB

N/A for Pkg Type

25 | TUBE

Production

CFP (W) | 16

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 30-Sep-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HC157, SN54HC157-SP, SN74HC157:

Catalog: SN74HC157, SN54HC157

Military: SN54HC157

Space: SN54HC157-SP


NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application



www.ti.com 30-Sep-2025

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC157DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74HC157DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC157DRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC157NSR	SOP	NS	16	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1
SN74HC157PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC157PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC157PWR1G4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 30-Sep-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC157DBR	SSOP	DB	16	2000	353.0	353.0	32.0
SN74HC157DR	SN74HC157DR SOIC		16 2500 353.0 353.0		353.0	32.0	
SN74HC157DRG4	SOIC	D	16	2500	353.0	353.0	32.0
SN74HC157NSR	SOP	NS	16	2000	353.0	353.0	32.0
SN74HC157PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
SN74HC157PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74HC157PWR1G4	TSSOP	PW	16	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Sep-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-86061012A	FK	LCCC	20	55	506.98	12.06	2030	NA
SN74HC157N	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC157N	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC157N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC157N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC157NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC157NE4	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54HC157FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54HC157FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54HC157W	W	CFP	16	25	506.98	26.16	6220	NA
SNJ54HC157W.A	W	CFP	16	25	506.98	26.16	6220	NA



SOP



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF




NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



8.89 x 8.89, 1.27 mm pitch


LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com


14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated