



#### Level Translating I2C Bus/SMBus Repeater

#### **Features**

- → 2 channel, bidirectional buffer
- → I<sup>2</sup>C-bus and SMBus compatible
- → Port A operating supply voltage range of 0.8 V to 5.5 V
- → Port B operating supply voltage range of 2.2 V to 5.5 V
- → Voltage level translation from 0.8 V to 5.5 V and from 2.2 V to 5.5 V
- → Active HIGH repeater enable input
- → Open-drain input/outputs
- → Lock-up free operation
- → Supports arbitration and clock stretching across the repeater
- → Accommodates Standard-mode and Fast-mode I<sup>2</sup>C-bus devices and multiple masters
- → Powered-off high-impedance I<sup>2</sup>C-bus pins
- → 5.5 V tolerant I<sup>2</sup>C-bus and enable pins
- → 0 Hz to 400 kHz clock frequency (the maximum system operating frequency may be less than 400 kHz because of the delays added by the repeater)
- → ESD protection exceeds 8KV HBM per JESD22-A114
- → Package: MSOP-8L, SOIC-8L and DFN2x3-8L,UQFN1.6x1.6-8L

## **Description**


The PI6ULS5V9517A is a CMOS integrated circuit intended for I2C-bus or SMBus applications. It can provide level shifting between low voltage (down to 0.8 V) and higher voltage (2.2V to 5.5V) in mixed-mode applications. And it enables I2C and similar bus system to be extended, without degeradation of performance even during level shifting.

The PI6ULS5V9517A enables the system designer to isolate two halves of a bus for both voltage and capacitance, accommodating more I2C devices or longer trace length. It also permits extension of the I2C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus allowing two buses of 400 pF to be connected in an I2C application.


## **Pin Description**

Pin No.				
MSOP-8	DFN	UQFN	Name	Description
SOIC-8	2x3-8	1.6x1.6-8		
1	7	1	V <sub>CC(A)</sub>	port A supply voltage (0.8 to 5.5 V)
2	8	2	SCLA	serial clock port A bus
3	1	3	SDAA	serial data port A bus
4	2	4	GND	supply ground (0 V)
5	3	5	EN	active HIGH repeater enable input
6	4	6	SDAB	serial data port B bus
7	5	7	SCLB	serial clock port B bus
8	6	8	V <sub>CC(B)</sub>	port B supply voltage (2.2 to 5.5 V)

# **Pin Configuration**










#### **Block Diagram**



EN	Function
Н	SCLA = SCLB; SDAA = SDAB;
L	disabled

Figure 1: Block Diagram

## **Maximum Ratings**

Storage Temperature	55°C to +125°C
Supply Voltage port B	
Supply Voltage port A	0.5V to+6.0V
DC Input Voltage	0.5V to +6.0V
Control Input Votage(EN)	0.5V to+6.0V
Total Power Dissipation	100mA
Input/Output Current (portA&B)	50mA
Input Current (EN, V <sub>CC(A)</sub> , V <sub>CC(B)</sub> , GND)	50mA
ESD: HBM Mode	8000V

#### Note:


Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **Recommended operation conditions**

 $V_{CC} = 2.2 \text{ V}$  to 5.5 V; GND = 0 V;  $T_{amb} = -40 \text{ °C}$  to +85 °C; unless otherwise specified

Symbol	Parameter	Test Conditions		Тур.	Max.	Unit
V <sub>CC(B)</sub>	supply voltage port B	-	2.2	•	5.5	V
$V_{CC(A)}$	supply voltage port A	-	0.8	-	5.5	V
I <sub>CC(A)</sub>	supply current on pin $Vcc(A)$	-	-	-	500	μΑ
Іссн	HIGH-level supply current	both channels HIGH; Vcc = 5.5 V; SDAn = SCLn = Vcc	1	0.5	2	mA
ICCL	LOW-level supply current	both channels LOW; VCC = 5.5 V; one SDA and one SCL = GND; other SDA and SCL open		0.5	2	mA
ICC(B)c	contention port B supply current	Vcc = 5.5 V; SDAn = SCLn = Vcc	-	0.5	2	mA







#### **DC Electrical Characteristics**

VCC = 2.2 V to 5.5 V; GND = 0 V; Tamb = -40 °C to +85 °C; unless otherwise specified

Parameter	Description	Test Conditions <sup>(1)</sup>	Min.	<b>Typ.</b> <sup>(2)</sup>	Max.	Unit
Input and o	output SDAB and SCLB			ı		I
$V_{\mathrm{IH}}$	HIGH-level input voltage	-	0.7V <sub>CC(B)</sub>	-	5.5	
V <sub>IL</sub> (1)	LOW-level input voltage	-	-0.5	-	+0.3Vcc <sub>(B)</sub>	V
V <sub>ILc</sub>	contention LOW-level input voltage	-	-0.5	0.4	-	]
$V_{IK}$	input clamping voltage	$I_I = -18 \text{ mA}$	-	-	-1.2	V
$I_{LI}$	input leakage current	$V_{I} = 3.6 \text{ V}$	-	-	±1	μА
$I_{\mathrm{IL}}$	LOW-level input current	SDA, SCL; $V_I = 0.2 \text{ V}$	-	10	-	μΑ
$V_{\mathrm{OL}}$	LOW-level output voltage	$I_{OL} = 100 \mu A$ or 6 mA	0.47	0.52	0.6	V
V <sub>OL</sub> -V <sub>ILc</sub>	difference between LOW-level output and LOW-level input voltage contention	guaranteed by design	-	70	-	mV
$I_{\rm LOH}$	HIGH-level output leakage current	$V_O = 3.6 \text{ V}$	-	-	10	μА
Cio	input/output capacitance	$V_{I} = 3 \text{ V or } 0 \text{ V; } V_{CC} = 3.3 \text{ V}$ $V_{I} = 3 \text{ V or } 0 \text{ V; } V_{CC} = 0 \text{ V}$	-	6	-	pF
Input and o	utput SDAA and SCLA					
$V_{\mathrm{IH}}$	HIGH-level input voltage	-	0.7V <sub>CC(A)</sub>	-	5.5	X 7
$V_{\rm IL}$ (2)	LOW-level input voltage	-	-0.5	-	+0.25V <sub>CC(A)</sub>	V
$V_{IK}$	input clamping voltage	$I_{\rm I}$ = -18 mA	-	-	-1.2	V
$I_{LI}$	input leakage current	$V_{I} = 3.6 \text{ V}$	-	-	±1	μΑ
${ m I}_{ m IL}$	LOW-level input current	SDA, SCL; $V_I = 0.2 \text{ V}$	-	-	10	μΑ
$V_{\mathrm{OL}}$	LOW-level output voltage	$I_{OL} = 6 \text{ mA}$	-	0.1	0.2	V
$I_{LOH}$	HIGH-level output leakage current	$V_0 = 3.6 \text{ V}$	-	-	10	μΑ
Cio	input/output capacitance	V <sub>I</sub> = 3 V or 0 V; V <sub>CC</sub> = 3.3 V V <sub>I</sub> = 3 V or 0 V; V <sub>CC</sub> = 0 V	-	6	-	pF
Enable						
$V_{\mathrm{IH}}$	HIGH-level input voltage	-	0.7V <sub>cc(B)</sub>	-	5.5	V
$V_{ m IL}$	LOW-level input voltage	-	-0.5	-	$+0.3V_{cc(B)}$	V
${ m I}_{ m IL}$	LOW-level input current	$V_I = 0.2 \text{ V, EN; } V_{CC} = 3.6 \text{ V}$		-10	-30	μΑ
I <sub>LI</sub> Ci	input leakage current input capacitance	$V_{I}=Vcc(B)$ $V_{I}=3.0 \text{ V or } 0 \text{ V}$	-1 -	- 6	+1	μA pF
CI	mpai capacitance	v1-3.0 v 01 0 v	_	U	=	þι.

<sup>1.</sup>  $V_{IL}$  specification is for the first LOW level seen by the SDAB/SCLB lines.  $V_{IL}$  is for the second and subsequent LOW levels seen by the SDAB/SCLB lines. 2.  $V_{IL}$  for port A with envelope noise must be below  $0.3V_{CC(A)}$  for stable performance.



#### **Dynamic characteristics**

VCC = 2.2 V to 5.5 V; GND = 0 V; Tamb = -40 °C to +85 °C; unless otherwise specified. (1)(2)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
$t_{\rm PLH}$	LOW-to-HIGH propagation delay	B-side to A-side	-	169	255	ns
4	IIICII to I OW propagation delay	B-side to A-side, $V_{CC(A)} \le 2.7 \text{ V}$	15	68	110	ns
$t_{ m PHL}$	HIGH-to-LOW propagation delay	B-side to A-side, $V_{CC(A)} \ge 3 \text{ V}$	10	103	300	ns
$t_{ m TLH}$	LOW-to-HIGH transition time	A-side	-	50	60	ns
t <sub>THL</sub> H	HIGH-to-LOW transition time	A-side, $V_{CC(A)} \le 2.7 \text{ V}$	1	3	105	ns
	HIGH-to-LOW transition time	A-side, $V_{CC(A)} \ge 3 \text{ V}$	1	25	175	ns
$t_{\rm PLH}$	LOW-to-HIGH propagation delay	A-side to B-side	25	67	110	ns
$t_{ m PHL}$	HIGH-to-LOW propagation delay	A-side to B-side	-	118	230	ns
$t_{ m TLH}$	LOW-to-HIGH transition time	B-side	-	140	170	ns
$t_{\mathrm{THL}}$	HIGH-to-LOW transition time	B-side	-	40	105	ns
$t_{ m SU}$	set-up time	EN HIGH before START condition	100	-	-	ns
$t_{\mathrm{H}}$	hold time	EN HIGH after STOP condition	100	-	-	ns

#### Notes:

<sup>3.</sup> Typical values were measured with  $V_{\text{CC(A)}} = 3.3 \text{ V}$  at Tamb = 25  $^{\perp}$ , unless otherwise noted.




Figure 2: Propagation Delay and Transition Times B→A




Figure 3: Propagation Delay and Transition Times A→B





Figure 4: Propagation Delay



 $R_L{=}Load$  resistor:  $1.35k\Omega$  on port  $B;\,167\Omega$  on port A(0.8V to 2.7V) and  $450\Omega$  on port A (3.0V to 5.5V)

 $C_L$  = Load capacitance includes jig and probe capacitance: 57pF  $R_T$  = Termination resistance should be equal to Z of pulse generators

Figure 5: Test Circuit

<sup>1.</sup> Times are specified with loads of  $1.35k\Omega$  pull-up resistance and 57 pF load capacitance on port B, and  $167\Omega$  pull-up resistance and 57 pF load capacitance on port A. Different load resistance and capacitance will alter the RC time constant, thereby changing the propagation delay and transition times.

<sup>2.</sup> Pull-up voltages are  $V_{\text{CC(A)}}$  on port A and  $V_{\text{CC(B)}}$  on port B.







December 2017

© Diodes Incorporated

## **Functional Description**

The PI6ULS5V9517A is a CMOS integrated circuit intended for I<sup>2</sup>C-bus or SMBus applications. It can provide level shifting between low voltage (down to 0.8 V) and higher voltage (2.2 V to 5.5 V) in mixed-mode applications. And it enables I<sup>2</sup>C and similar bus system to be extended, without degradation of performance even during level shifting.

The PI6ULS5V9517A enables the system designer to isolate two halves of a bus for both voltage and capacitance, accommodating more I2C devices or longer trace length. It also permits extension of the I<sup>2</sup>C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus allowing two buses of 400 pF to be connected in an I<sup>2</sup>C application.

The B-side drivers operate from 2.2 V to 5.5 V. The output low level of port B internal buffer is approximately 0.5 V, while the input voltage must be 70 mV lower (0.43 V) or even more lower. The nearly 0.5 V low signal is called a buffered low. When the B-side I/O is driven low internally, the low is not recognized as a low by the input. This feature prevents a lockup condition from occurring when the input low condition is released. This type of design on B port prevents it from being used in series with another PI6ULS5V9517A (B side) or similar devices ,because they don't recognize buffer low signals as a valid low .

The A-side drivers operate from 0.8 V to 5.5 V. The output low level of port A internal buffer is nearly 0V, while the input low level is set at 0.3Vcc(A) to accommodate the need for a lower LOW level in systems where the low voltage side supply voltage is as low as 0.8 V. Port A of two or more PI6ULS5V9517As can be connected together to allow a star topography with port A on the common bus. And port A can be connected directly to any other buffer with static or dynamic offset voltage. Multiple PI6ULS5V9517As can be connected in series, port A to port B, with no build-up in offset voltage with only time off light delays to consider.

The EN pin can also be used to turn the drivers on and off. This can be used to isolate a badly behaved slave on power-up until after the system power-up reset. It should never change state during an I<sup>2</sup>C-bus operation because disabling during a bus operation will hang the bus and enabling part way through a bus cycle could confuse the I<sup>2</sup>C-bus parts being enabled. The enable pin should only change state when the global bus and the repeater port are in an idle state to prevent system failures.

After power-up and with the EN HIGH, a LOW level on port A (below 0.3Vcc(A)) turns the corresponding port B driver (either SDA or SCL) on and drives port B down to about 0.5 V. When port A rises above 0.3Vcc(A), the port B pull-down driver is turned off and the external pull-up resistor pulls the pin HIGH. When port B falls first and goes below 0.3Vcc(B) the port A driver is turned on and port A pulls down to 0 V. The port B pull-down is not enabled unless the port B voltage goes below 0.4 V. If the port B low voltage does not go below 0.5 V, the port A driver will turn off when port B voltage is above 0.7Vcc(B). If the port B low voltage goes below 0.4 V, the port B pull-down driver is enabled and port B will only be able to rise to 0.5 V until port A rises above 0.3Vcc(A). Then port B will continue to rise being pulled up by the external pull-up resistor. The Vcc(A) is only used to provide the 0.3Vcc(A) reference to the port A input comparators and for the power good detect circuit. The PI6ULS5V9517A logic and all I/Os are powered by the Vcc(B) pin.

The EN pin is active high and allows the user to select when the repeater is active. This can be used to isolate a badly behaved slave on power-up until after the system power-up reset. It should never change state during an I<sup>2</sup>C-bus operation because disabling during a bus operation will hang the bus and enabling part way through a bus cycle could confuse the I<sup>2</sup>C-bus parts being enabled. The enable pin should only change state when the global bus and the repeater port are in an idle state to prevent system failures.

As with the standard I<sup>2</sup>C system, pullup resistors are required to provide the logic-high levels on the buffered bus. The PI6ULS5V9517A has standard open-collector configuration of the I<sup>2</sup>C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with Standard mode and Fast mode I<sup>2</sup>C devices in addition to SMBus devices. Standard mode I<sup>2</sup>C devices only specify 3 mA in a generic I<sup>2</sup>C system, where Standard mode devices and multiple masters are possible. Under certain conditions, higher termination currents can be used.





# **Application Information**

A typical application is shown in Figure 6. In this example, the system master is running on a 3.3 V I<sup>2</sup>C-bus while the slave is connected to a 1.2 V bus. Both buses run at 400 kHz.Master devices can be placed on either bus.

The PI6ULS5V9517A is 5V tolerant, so it does not require any additional circuitry to translate between 0.8V to 5.5V bus voltages and 2.2V to 5.5V bus voltages.




Figure 6:Typical Application

When port A of the PI6ULS5V9517A is pulled LOW by a driver on the I<sup>2</sup>C-bus, a comparator detects the falling edge when it goes below 0.3 Vcc(A) and causes the internal driver on port B to turn on, causing port B to pull down to about 0.5 V. When port B of the PI6ULS5V9517A falls, first a CMOS hysteresis type input detects the falling edge and causes the internal driver on port A to turn on and pull the port A pin down to ground. In order to illustrate what would be seen in a typical application, refer to Figure 9 and Figure 10. If the bus master in Figure 6 were to write to the slave through the PI6ULS5V9517A, waveforms shown in Figure 9 would be observed on the A bus. This looks like a normal I<sup>2</sup>C-bus transmission except that the HIGH level may be as low as 0.8V, and the turn on and turn off of the acknowledge signals are slightly delayed.

On the B-side bus of the PI6ULS5V9517A, the clock and data lines would have a positive offset from ground equal to the VOL of the PI6ULS5V9517A. After the eighth clock pulse, the data line is pulled to the VOL of the slave device, which is very close to ground in this example. At the end of the acknowledge, the level rises only to the low level set by the driver in the PI6ULS5V9517A for a short delay, while the A-bus side rises above 0.3 Vcc(A) and then it continues high.

Multiple PI6ULS5V9517A port A sides can be connected in a star configuration (Figure 7), allowing all nodes to communicate with each other.

Multiple PI6ULS5V9517As can be connected in series (Figure 8) as long as port A is connected to port B.  $I^2C$ -bus slave devices can be connected to any of the bus segments. The number of devices that can be connected in series is limited by repeater delay/time-of-flight considerations on the maximum bus speed requirements.






Figure 7: Typical Star Application




Figure 8:Typical Series Application






Figure 9: Bus A (0.8V to 5.5V Bus) Waveform




Figure 10: Bus B (2.2V to 5.5V Bus) Waveform









#### **Mechanical Information**

MSOP-8 (U8)










#### **TDFN-8 (ZE8)**











# Recommended Land pattern for TDFN2\*3-8L










#### **SOIC-8 (W8)**


3. REFER JEDEC MS-012



DOCUMENT CONTROL #: PD-1001


REVISION: G







#### **UQFN-8 (XT8)**



For latest package info.

please check: http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/

#### **Ordering Information**

Part No.	Package Code	Package
PI6ULS5V9517AUEX	U	8-pin, Mini Small Outline Package (MSOP)
PI6ULS5V9517AZEEX	ZE	8-pin, 2x3 (TDFN)
PI6ULS5V9517AWEX	W	8-pin, 150mil-Wide (SOIC)
PI6ULS5V9517AXTEX	XT	8-pin, 1.6x1.6 (UQFN)

#### Notes:

- Thermal characteristics can be found on the company web site at www.diodes.com/design/support/packaging/
- E = Pb-free and Green
- X suffix = Tape/Reel





#### IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

#### LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
  - 1. are intended to implant into the body, or
- 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2016, Diodes Incorporated www.diodes.com