

NTMKE4892N

Power MOSFET

30 V, 126 A, Single N-Channel, ICEPAK

Features

- Low Package Inductance
- Low $R_{DS(on)}$ to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- Dual Sided Cooling Capability
- Compatible with MX Footprint and Outline
- This is a Pb-Free Device

Applications

- CPU Power Delivery
- DC-DC Converters
- Optimized for Synch FET

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise stated)

Parameter	Symbol	Value	Unit	
Drain-to-Source Voltage	V_{DS}	30	V	
Gate-to-Source Voltage	V_{GS}	± 20	V	
Continuous Drain Current $R_{\theta JA}$ (Note 1)	I_D	$T_A = 25^\circ\text{C}$	26	A
		$T_A = 70^\circ\text{C}$	21	
Power Dissipation $R_{\theta JA}$ (Note 1)	P_D	$T_A = 25^\circ\text{C}$	2.8	W
Continuous Drain Current $R_{\theta J-PCB}$ (Note 2)	I_D	$T_A = 25^\circ\text{C}$	126	A
		$T_A = 70^\circ\text{C}$	70	
Power Dissipation $R_{\theta J-PCB}$ (Note 2)	P_D	$T_A = 25^\circ\text{C}$	65	W
Continuous Drain Current $R_{\theta JC}$ (Note 1)	I_D	$T_C = 25^\circ\text{C}$	148	A
		$T_C = 70^\circ\text{C}$	118	
Power Dissipation $R_{\theta JC}$ (Note 1)	P_D	$T_C = 25^\circ\text{C}$	89	W
Pulsed Drain Current	$T_A = 25^\circ\text{C}, t_p = 10 \mu\text{s}$	I_{DM}	210	A
Current Limited by Package	$T_A = 25^\circ\text{C}$	I_{Dmax}	50	A
Operating Junction and Storage Temperature	T_J, T_{stg}		-55 to 150	$^\circ\text{C}$
Source Current (Body Diode) (Note 1)	I_S		89	A
Drain to Source DV/DT	dV/dt		6.0	V/ns
Single Pulse Drain-to-Source Avalanche Energy ($T_J = 25^\circ\text{C}, V_{DD} = 50 \text{ V}, V_{GS} = 10 \text{ V}, I_L = 44 \text{ A}_{pk}, L = 0.3 \text{ mH}, R_G = 25 \Omega$)	E_{AS}		290	m

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain) (Note 1)	$R_{\theta JC}$	1.4	$^{\circ}\text{C/W}$
Junction-to-Ambient – Steady State (Note 1)	$R_{\theta JA}$	45	
Junction-to-Ambient – Steady State (Notes 2 and 3)	$R_{\theta JA}$	20	
Junction-to-PCB (Note 2)	$R_{\theta J-PCB}$	1.0	

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
-----------	--------	----------------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$	30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	$V_{(BR)DSS}/T_J$			22		$\text{mV}/^{\circ}\text{C}$
Zero Gate Voltage Drain Current	I_{DSS}	$V_{GS} = 0\text{ V}, V_{DS} = 24\text{ V}$	$T_J = 25^{\circ}\text{C}$		1.0	μA
			$T_J = 125^{\circ}\text{C}$		10	
Gate-to-Source Leakage Current	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = \pm 20\text{ V}$			± 100	nA

ON CHARACTERISTICS (Note 4)

Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = 250\text{ }\mu\text{A}$	1.4		2.4	V
Negative Threshold Temperature Coefficient	$V_{GS(TH)}/T_J$			6.0		$\text{mV}/^{\circ}\text{C}$
Drain-to-Source On Resistance	$R_{DS(on)}$	$V_{GS} = 10\text{ V}, I_D = 24\text{ A}$		2.1	2.6	$\text{m}\Omega$
		$V_{GS} = 4.5\text{ V}, I_D = 19\text{ A}$		3.1	3.8	
Forward Transconductance	g_{FS}	$V_{DS} = 15\text{ V}, I_D = 19$				

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage





Figure 4. On-Resistance vs. Drain Current and Gate Voltage



TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area





Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

NTMKE4892N

PACKAGE DIMENSIONS

ICEPAK 6.3x4.9 – E1 PAD CASE 145AE-01 ISSUE O




NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. COPLANARITY APPLIES TO THE FLANGES OF LEADFRAME ONLY.

DIM	MILLIMETERS	
	MIN	MAX
A	0.61	0.68
A1	0.02	0.08
A2	0.08	0.17
D	6.25	6.35
D2	0.35	0.45
D3	1.34	1.38
D4	0.64	0.68
E	4.80	5.05
E2	3.85	3.95
E3	0.76	0.80
E4	0.64	0.68
F	0.98 BSC	
G	2.38 BSC	
H	0.38	0.42

SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose,