
MONOLITHIC 10-TAP FIXED DELAY LINE (SERIES 3D7110)



FEATURES PACKAGES

- All-silicon, low-power CMOS technology
- TTL/CMOS compatible inputs and outputs
- Vapor phase, IR and wave solderable
- Auto-insertable (DIP pkg.)
- Low ground bounce noise
- · Leading- and trailing-edge accuracy
- **Delay range:** .75 through 80ns
- Delay tolerance: 5% or 1ns
- **Temperature stability:** ±3% typical (0C-70C)
- **Vdd stability:** ±1% typical (4.75V-5.25V)
- Minimum input pulse width: 15% of total delay
- 14-pin Gull-Wing and 16-pin SOIC available as drop-in replacements for hybrid delay lines



(For mechanical data, see Case Dimensions document)

FUNCTIONAL DESCRIPTION

The 3D7110 10-Tap Delay Line product family consists of fixed-delay CMOS integrated circuits. Each package contains a single delay line, tapped and buffered at 10 points spaced uniformly in time. Tap-to-tap (incremental) delay values can range from 0.75ns through 8.0ns. The input is reproduced at the outputs without inversion, shifted in time as per the user-specified dash number. The 3D7110 is TTL- and CMOS-compatible, capable of driving ten 74LS-type loads, and features both rising- and falling-edge accuracy.

The all-CMOS 3D7110 integrated circuit has been designed as a reliable, economic alternative to hybrid TTL fixed delay lines. It is offered in a standard 14-pin auto-insertable DIP and space saving surface mount 14- and 16-pin SOIC packages.

PIN DESCRIPTIONS

(300 Mil)

IN	Delay Line Input
O1	Tap 1 Output (10%)
O2	Tap 2 Output (20%)
О3	Tap 3 Output (30%)
O4	Tap 4 Output (40%)
O5	Tap 5 Output (50%)
O6	Tap 6 Output (60%)
O7	Tap 7 Output (70%)
80	Tap 8 Output (80%)
O9	Tap 9 Output (90%)
O10	Tap 10 Output (100%)
VCC	+5 Volts

GND Ground

TABLE 1: PART NUMBER SPECIFICATIONS

PART NUMBER			TOLERANCES		INPUT RESTRICTIONS			
DIP-14 3D7110 3D7110G	SOIC-14 3D7110D	SOIC-16 3D7110S	TOTAL DELAY (ns)	TAP-TAP DELAY (ns)	Max Operating Frequency	Absolute Max Oper. Freq.	Min Operating Pulse Width	Absolute Min Oper. P.W.
75	75	75	$6.75 \pm 1.0*$	0.75 ± 0.4	28.4 MHz	166.7 MHz	17.6 ns	3.00 ns
-1	-1	-1	9.0 ± 1.0*	1.0 ± 0.5	23.8 MHz	166.7 MHz	21.0 ns	3.00 ns
-1.5	-1.5	-1.5	13.5 ± 1.0*	1.5 ± 0.7	18.0 MHz	166.7 MHz	27.8 ns	3.00 ns
-2	-2	-2	18.0 ± 1.0*	2.0 ± 0.8	14.5 MHz	166.7 MHz	34.5 ns	3.00 ns
-2.5	-2.5	-2.5	22.5 ± 1.1*	2.5 ± 1.0	18.2 MHz	125.0 MHz	27.5 ns	4.00 ns
-4	-4	-4	36.0 ± 1.8*	4.0 ± 1.3	8.33 MHz	133.3 MHz	60.0 ns	6.00 ns
-5	-5	-5	50.0 ± 2.5	5.0 ± 1.5	6.67 MHz	66.7 MHz	75.0 ns	7.50 ns
-8	-8	-8	80.0 ± 4.0	8.0 ± 1.5	4.17 MHz	41.7 MHz	120.0 ns	12.0 ns

^{*} Total delay referenced to Tap1 output; Input-to-Tap1 = $5.0ns \pm 1.0ns$ NOTE: Any dash number between .75 and 8 not shown is also available.

©1996 Data Delay Devices

APPLICATION NOTES

OPERATIONAL DESCRIPTION

The 3D7110 ten-tap delay line architecture is shown in Figure 1. The delay line is composed of a number of delay cells connected in series. Each delay cell produces at its output a replica of the signal present at its input, shifted in time. The delay cells are matched and share the same compensation signals, which minimizes tap-to-tap delay deviations over temperature and supply voltage variations.

INPUT SIGNAL CHARACTERISTICS

The Frequency and/or Pulse Width (high or low) of operation may adversely impact the specified delay accuracy of the particular device. The reasons for the dependency of the output delay accuracy on the input signal characteristics are varied and complex. Therefore a **Maximum** and an **Absolute Maximum** operating input frequency and a **Minimum** and an **Absolute Minimum** operating pulse width have been specified.

OPERATING FREQUENCY

The **Absolute Maximum Operating Frequency** specification, tabulated in **Table 1**, determines the highest frequency of the delay line input signal that can be reproduced, shifted in time at the device output, with acceptable duty cycle distortion.

The **Maximum Operating Frequency** specification determines the highest frequency of the delay line input signal for which the output delay accuracy is guaranteed.

To guarantee the **Table 1** delay accuracy for input frequencies higher than the **Maximum** Operating Frequency, the 3D7110 must be tested at the user operating frequency. Therefore, to facilitate production and device identification, the part number will include a custom reference designator identifying the intended frequency of operation. The programmed delay accuracy of the device is guaranteed, therefore, only at the user specified input frequency. Small input frequency variation about the selected frequency will only marginally impact the programmed delay accuracy, if at all. Nevertheless, it is strongly recommended that the engineering staff at DATA DELAY **DEVICES** be consulted.

OPERATING PULSE WIDTH

The Absolute Minimum Operating Pulse Width (high or low) specification, tabulated in Table 1, determines the smallest Pulse Width of the delay line input signal that can be reproduced, shifted in time at the device output, with acceptable pulse width distortion.

The **Minimum Operating Pulse Width** (high or low) specification determines the smallest Pulse Width of the delay line input signal for which the output delay accuracy tabulated in **Table 1** is guaranteed.

To guarantee the **Table 1** delay accuracy for input pulse width smaller than the **Minimum Operating Pulse Width**, the 3D7110 must be tested at the user operating pulse width.
Therefore, to facilitate production and device identification, the **part number will include a**




Figure 1: 3D7110 Functional Diagram

APPLICATION NOTES (CONT'D)

custom reference designator identifying the intended frequency and duty cycle of operation. The programmed delay accuracy of the device is guaranteed, therefore, only for the user specified input characteristics. Small input pulse width variation about the selected pulse width will only marginally impact the programmed delay accuracy, if at all. Nevertheless, it is strongly recommended that the engineering staff at DATA DELAY DEVICES be consulted.

POWER SUPPLY AND TEMPERATURE CONSIDERATIONS

The delay of CMOS integrated circuits is strongly dependent on power supply and temperature. The monolithic 3D7110 programmable delay line utilizes novel and innovative compensation

circuitry to minimize the delay variations induced by fluctuations in power supply and/or temperature.

The thermal coefficient is reduced to 600 PPM/C, which is equivalent to a variation, over the 0C-70C operating range, of ±3% from the room-temperature delay settings and/or 1.0ns, whichever is greater. The power supply coefficient is reduced, over the 4.75V-5.25V operating range, to ±1% of the delay settings at the nominal 5.0VDC power supply and/or 1.5ns, whichever is greater. It is essential that the power supply pin be adequately bypassed and filtered. In addition, the power bus should be of as low an impedance construction as possible. Power planes are preferred.

DEVICE SPECIFICATIONS

TABLE 2: ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	V_{DD}	-0.3	7.0	V	
Input Pin Voltage	V_{IN}	-0.3	V _{DD} +0.3	V	
Input Pin Current	I _{IN}	-1.0	1.0	mA	25C
Storage Temperature	T _{STRG}	-55	150	С	
Lead Temperature	T _{LEAD}		300	С	10 sec

TABLE 3: DC ELECTRICAL CHARACTERISTICS

(0C to 70C, 4.75V to 5.25V)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Static Supply Current*	I_{DD}		30	mA	
High Level Input Voltage	V_{IH}	2.0		V	
Low Level Input Voltage	V_{IL}		0.8	V	
High Level Input Current	I _{IH}		1	μΑ	$V_{IH} = V_{DD}$
Low Level Input Current	I _{IL}		1	μΑ	$V_{IL} = 0V$
High Level Output Current	I _{OH}	-4.0		mA	$V_{DD} = 4.75V$
					$V_{OH} = 2.4V$
Low Level Output Current	I _{OL}	4.0		mA	$V_{DD} = 4.75V$
					$V_{OL} = 0.4V$
Output Rise & Fall Time	T _R & T _F		2	ns	$C_{LD} = 5 pf$

 $[*]I_{DD}(Dynamic) = 10 * C_{LD} * V_{DD} * F$

Input Capacitance = 10 pf typical Output Load Capacitance (C_{LD}) = 25 pf max

where: C_{LD} = Average capacitance load/tap (pf)

F = Input frequency (GHz)

SILICON DELAY LINE AUTOMATED TESTING

TEST CONDITIONS

INPUT: Ambient Temperature: $25^{\circ}\text{C} \pm 3^{\circ}\text{C}$ Supply Voltage (Vcc): $5.0\text{V} \pm 0.1\text{V}$

Input Pulse: High = $3.0V \pm 0.1V$

Low = $0.0V \pm 0.1V$

Source Impedance: 50Ω Max.


Rise/Fall Time: 3.0 ns Max. (measured

between 0.6V and 2.4V)

Pulse Width: $PW_{IN} = 1.25 \times Total Delay$ Period: $PER_{IN} = 2.5 \times Total Delay$ **OUTPUT:**

R_{load}: $10K\Omega \pm 10\%$ C_{load}: $5pf \pm 10\%$

Threshold: 1.5V (Rising & Falling)



NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.




Figure 2: Test Setup




Figure 3: Timing Diagram