M62366GP

3 V Type 8-bit 12ch D/A Converter with Buffer Amplifiers

REJ03D0876-0300
Rev.3.00
Mar 25, 2008

Description

The M62366GP is a CMOS semiconductor IC, containing 12 channels of 8-bit D/A converters, with a high-performance buffer operational amplifier provided in the output of each channel. It is operable with a low supply voltage between 2.7 to 3.6 V, and is easy to use due to serial data input, and 3-pin (DI, CLK, LD) connection with microcomputer.

The IC also contains D_O pin terminal, enabling cascade connection. The built-in buffer operational amplifiers are of full-swing design with a wide operating supply voltage range for input/output voltage. In addition, this IC provides improved stability against a capacitive load, and therefore is suitable for application to electronic volume (VCA) control, substitute for adjustment semi-fixed resistor, etc.

Features

- Operable with a low voltage between 2.7 to 3.6 V
- 12-bit serial data input (connected via 3 pins: DI, CLK, LD)
- 12 channels of R-2R and segment type high-performance 8-bit D/A converters
- 12 buffer operational amplifiers with full swing of output voltage between V_{CC} and GND
- High oscillation stability against the capacitive load of buffer operational amplifiers

Application

Adjustment/control of industrial or home-use electric equipment, such as VTR camera, VTR set, TV, and CRT display.

Block Diagram



Pin Arrangement



(Top view)

Outline: 20P2E-A

Pin Description

Pin No.	Pin Name	Function
17	DI	Serial data input terminal to input 12-bit long serial data
14	D_O	Terminal to output MSB data of 12-bit shift register
16	CLK	Shift clock input terminal. Input signal at DI pin is input to 12-bit shift register at rise of shift clock pulse
15	LD	When H-level signal is input to this terminal, the value stored in 12-bit shift register is loaded in decoder and D/A converter output register.
18	A_{O1}	8-bit D/A converter output terminal
19	A_{O2}	
2	A_{O3}	
3	A_{O4}	
4	A_{O5}	
5	A_{O6}	
6	A_{O7}	
7	A_{O8}	
8	A_{O9}	
9	A_{O10}	
12	A_{O11}	
13	A_{O12}	
11	V_{CC}	Power supply terminal
20	GND	GND terminal
10	V_{DD}	D/A converter upper reference voltage input terminal
1	V_{SS}	D/A converter lower reference voltage input terminal

Block Diagram for Explanation of Terminals



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Supply voltage	V_{CC}	–0.3 to +7.0	V
Upper reference voltage of D/A converter	V_{DD}	–0.3 to +7.0	V
Input voltage	V_{IN}	–0.3 to V_{CC} + 0.3	V
Output voltage	V_O	–0.3 to V_{CC} + 0.3	V
Power dissipation	Pd	150	mW
Operating temperature	Topr	–20 to +85	°C
Storage temperature	Tstg	–40～+125	°C

Electrical Characteristics

<Digital Part>

(V_{CC}, VrefU = +3 V ± 10%, V_{CC} ≥ VrefU, GND, VrefL = 0 V, Ta = –20 to +85°C, unless otherwise noted.)

Item	Symbol	Limits			Unit	Conditions
		Min	Typ	Max		
Supply voltage	V_{CC}	2.7	3.0	3.6	V	
Circuit current	I_{CC}	—	1.5	3.5	mA	CLK = 1 MHz operation, V_{CC} = 3 V, I_{AO} = 0 µA
Input leak current	I_{ILK}	–10	—	10	µA	V_{IN} = 0 to V_{CC}
Input low voltage	V_{IL}	—	—	0.2 V_{CC}	V	
Input high voltage	V_{IH}	0.8 V_{CC}	—	—	V	
Output low voltage	V_{OL}	—	—	0.4	V	I_{OL} = 2.5 mA
Output high voltage	V_{OH}	V_{CC} – 0.4	—	—	V	I_{OH} = –400 µA

Note: The standard values are obtained at Ta = 25°C

<Analog Part>

(V_{CC}, VrefU = +3 V ± 10%, V_{CC} ≥ VrefU, Ta = –20 to +85°C, unless otherwise noted.)

Item	Symbol	Limits			Unit	Conditions
		Min	Typ	Max		
Current dissipation	IrefU	—	1.4	2.5	mA	VrefU = 3 V, VrefL = 0 V Data condition: at maximum current
D/A converter upper reference voltage range	VrefU	0.7 V_{CC}	—	V_{CC}	V	Reference voltage cannot always be set to any value in this range, because it is restricted to the buffer amplifier output voltage range.
D/A converter lower reference voltage range	VrefL	GND	—	0.3 V_{CC}	V	
Buffer amplifier output driver voltage range	V_{AO}	0.1	—	V_{CC} – 0.1	V	I_{AO} = ±100 µA
		0.2	—	V_{CC} – 0.2	V	I_{AO} = +500 µA –200 µA
Buffer amplifier output voltage range	I_{AO}	–0.3	—	1	mA	Upper saturation voltage = 0.4 V Lower saturation voltage = 0.4 V
Differential nonlinearity error	S_{DL}	–1.0	—	1.0	LSB	V_{CC} = 2.760 V VrefU = 2.610 V VrefL = 0.050 V (10 mV/LSB) Without load (I_{AO} = ±0)
Nonlinearity error	S_L	–1.5	—	1.5	LSB	
Zero code error	S_{ZERO}	–2	—	2	LSB	
Full scale error	S_{FULL}	–2	—	2	LSB	
Output capacitive load	C_O	—	—	0.1	µF	
Buffer amplifier output impedance	R_O	—	5	—	Ω	

AC Characteristics

(V_{CC}, VrefU = +3 V ± 10%, V_{CC} ≥ VrefU, GND, VrefL = 0 V, Ta = –20 to +85°C, unless otherwise noted.)

Item	Symbol	Limits			Unit	Conditions
		Min	Typ	Max		
Clock "L" pulse width	t_{CKL}	200	—	—	ns	
Clock "H" pulse width	t_{CKH}	200	—	—	ns	
Clock rise time	t_{CR}	—	—	200	ns	
Clock fall time	t_{CF}	—	—	200	ns	
Data setup time	t_{DCH}	30	—	—	ns	
Data hold time	t_{CHD}	60	—	—	ns	
LD setup time	t_{CHL}	200	—	—	ns	
LD hold time	t_{LDC}	100	—	—	ns	
LD "H" pulse duration time	t_{LDH}	100	—	—	ns	
Data output delay time	t_{DO}	70	—	350	ns	C_L = 100 pF
D/A output setting time	t_{LDD}	—	—	300	µs	C_L ≥ 100 pF, V_{AO}: 0.1 ↔ 2.6 V This time until the output becomes the final value of 1/2 LSB

Timing Chart



Digital Data Format



DAC Data

D0	D1	D2	D3	D4	D5	D6	D7	D/A Output
0	0	0	0	0	0	0	0	(VrefU – VrefL) / 256 × 1 + VrefL
1	0	0	0	0	0	0	0	(VrefU – VrefL) / 256 × 2 + VrefL
0	1	0	0	0	0	0	0	(VrefU – VrefL) / 256 × 3 + VrefL
1	1	0	0	0	0	0	0	(VrefU – VrefL) / 256 × 4 + VrefL
:	:	:	:	:	:	:	:	:
0	1	1	1	1	1	1	1	(VrefU – VrefL) / 256 × 255 + VrefL
1	1	1	1	1	1	1	1	VrefU

Note: VrefU = V_{DD}, VrefL = V_{SS}

DAC Select Data

D8	D9	D10	D11	DAC Selection
0	0	0	0	Don't care
0	0	0	1	A_{O1} selection
0	0	1	0	A_{O2} selection
0	0	1	1	A_{O3} selection
0	1	0	0	A_{O4} selection
0	1	0	1	A_{O5} selection
0	1	1	0	A_{O6} selection
0	1	1	1	A_{O7} selection
1	0	0	0	A_{O8} selection
1	0	0	1	A_{O9} selection
1	0	1	0	A_{O10} selection
1	0	1	1	A_{O11} selection
1	1	0	0	A_{O12} selection
1	1	0	1	Don't care
1	1	1	0	Don't care
1	1	1	1	Don't care

Timing Chart (Model)



Package Dimensions

20P2E-A

Plastic 20pin 225mil SSOP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
SSOP20-P-225-0.65	—	0.08	Alloy 42





Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	1.45
A1	0	0.1	0.2
A2	—	1.15	—
b	0.17	0.22	0.32
c	0.13	0.15	0.2
D	6.4	6.5	6.6
E	4.3	4.4	4.5
e	—	0.65	—
HE	6.2	6.4	6.6
L	0.3	0.5	0.7
L1	—	1.0	—
z	—	0.325	—
Z1	—	—	0.475
x	—	—	0.13
y	—	—	0.1
θ	0°	—	10°
b2	—	0.35	—
e1	—	5.8	—
l2	1.0	—	—

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

RENESAS SALES OFFICES

http://www.renesas.com

Refer to "**http://www.renesas.com/en/network**" for the latest and detailed information.

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510

Colophon .7.2