



**USE ULTRA37000™ FOR
ALL NEW DESIGNS**

CY7C343

64-Macrocell MAX® EPLD

Features


- 64 MAX® macrocells in four LABs
- Eight dedicated inputs, 24 bidirectional I/O pins
- Programmable interconnect array
- 0.8-micron double-metal CMOS EPROM technology
- Available in 44-pin HLCC, PLCC
- Lowest power MAX device

Functional Description

The CY7C343 is a high-performance, high-density erasable programmable logic device, available in 44-pin PLCC and HLCC packages.

The CY7C343 contains 64 highly flexible macrocells and 128 expander product terms. These resources are divided into four Logic Array Blocks (LABs) connected through the Programmable Inter-connect Array (PIA). There are eight input pins, one that doubles as a clock pin when needed. The CY7C343 also has 28 I/O pins, each connected to a macrocell (six for LABs A and C, and eight for LABs B and D). The remaining 36 macrocells are used for embedded logic.


The CY7C343 is excellent for a wide range of both synchronous and asynchronous applications.



Selection Guide

| | | 7C343-20 | 7C343-25 | 7C343-30 | 7C343-35 | Unit |
|---------------------------|------------|----------|----------|----------|----------|------|
| Maximum Access Time | | 20 | 25 | 30 | 35 | ns |
| Maximum Operating Current | Commercial | 135 | 135 | 135 | 135 | mA |
| | Military | 225 | 225 | 225 | 225 | |
| | Industrial | 225 | 225 | 225 | 225 | |
| Maximum Standby Current | Commercial | 125 | 125 | 125 | 125 | mA |
| | Military | 200 | 200 | 200 | 200 | |
| | Industrial | 200 | 200 | 200 | 200 | |

Pin Configuration



Programmable Interconnect Array

The Programmable Interconnect Array (PIA) solves interconnect limitations by routing only the signals needed by each logic array block. The inputs to the PIA are the outputs of every macrocell within the device and the I/O pin feedback of every pin on the device.

Unlike masked or programmable gate arrays, which induce variable delay dependent on routing, the PIA has a fixed delay. This eliminates undesired skews among logic signals, which may cause glitches in internal or external logic. The fixed delay, regardless of programmable interconnect array configuration, simplifies design by ensuring that internal signal skews or races are avoided. The result is simpler design implementation, often in a single pass, without the multiple internal logic placement and routing iterations required for a programmable gate array to achieve design timing objectives.

Timing Delays

Timing delays within the CY7C343 may be easily determined using *Warp*®, *Warp Professional*™, or *Warp Enterprise*™ software. The CY7C343 has fixed internal delays, allowing the user to determine the worst case timing delays for any design.

Design Recommendations

Operation of the devices described herein with conditions above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure to absolute maximum ratings conditions for extended periods of time may affect device reliability. The CY7C343 contains circuitry to protect device pins from high static voltages or electric fields; however, normal precautions should be taken to avoid applying any voltage higher than maximum rated voltages.

For proper operation, input and output pins must be constrained to the range $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$. Unused inputs must always be tied to an appropriate logic level (either V_{CC} or GND). Each set of V_{CC} and GND pins must be connected together directly at the device. Power supply decoupling capacitors of at least 0.2 μF must be connected between V_{CC} and GND. For the most effective decoupling, each V_{CC} pin should be separately decoupled to GND, directly at the device. Decoupling capacitors should have good frequency response, such as monolithic ceramic types.

Timing Considerations

Unless otherwise stated, propagation delays do not include expanders. When using expanders, add the maximum expander delay t_{EXP} to the overall delay. Similarly, there is an additional t_{PIA} delay for an input from an I/O pin when compared to a signal from a straight input pin.

When calculating synchronous frequencies, use t_{S1} if all inputs are on the input pins. t_{S2} should be used if data is applied at an I/O pin. If t_{S2} is greater than t_{CO1} , $1/t_{S2}$ becomes the limiting frequency in the data path mode unless $1/(t_{WH} + t_{WL})$ is less than $1/t_{S2}$.

When expander logic is used in the data path, add the appropriate maximum expander delay, t_{EXP} to t_{S1} . Determine which of $1/(t_{WH} + t_{WL})$, $1/t_{CO1}$, or $1/(t_{EXP} + t_{S1})$ is the lowest frequency. The lowest of these frequencies is the maximum data path frequency for the synchronous configuration.

When calculating external asynchronous frequencies, use t_{AS1} if all inputs are on dedicated input pins. If any data is applied to an I/O pin, t_{AS2} must be used as the required set-up time. If $(t_{AS2} + t_{AH})$ is greater than t_{ACO1} , $1/(t_{AS2} + t_{AH})$ becomes the limiting frequency in the data path mode unless $1/(t_{AWH} + t_{AH})$ is less than $1/(t_{AS2} + t_{AH})$.

When expander logic is used in the data path, add the appropriate maximum expander delay, t_{EXP} to t_{AS1} . Determine which of $1/(t_{AWH} + t_{AWL})$, $1/t_{ACO1}$, or $1/(t_{EXP} + t_{AS1})$ is the lowest frequency. The lowest of these frequencies is the maximum data path frequency for the asynchronous configuration.

The parameter t_{OH} indicates the system compatibility of this device when driving other synchronous logic with positive input hold times, which is controlled by the same synchronous clock. If t_{OH} is greater than the minimum required input hold time of the subsequent synchronous logic, then the devices are guaranteed to function properly with a common synchronous clock under worst-case environmental and supply voltage conditions.

The parameter t_{AOH} indicates the system compatibility of this device when driving subsequent registered logic with a positive hold time and using the same clock as the CY7C343.

In general, if t_{AOH} is greater than the minimum required input hold time of the subsequent logic (synchronous or asynchronous), then the devices are guaranteed to function properly under worst-case environmental and supply voltage conditions, provided the clock signal source is the same. This also applies if expander logic is used in the clock signal path of the driving device, but not for the driven device. This is due to the expander logic in the second device's clock signal path adding an additional delay (t_{EXP}), causing the output data from the preceding device to change prior to the arrival of the clock signal at the following device's register.




Figure 1. CY7C343 Internal Timing Model



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C

Ambient Temperature with

Power Applied..... 0°C to +70°C

Maximum Junction Temperature

(Under Bias)..... 150°C

Supply Voltage to Ground Potential -2.0V to +7.0V

Maximum Power Dissipation.....2500 mW

DC V_{CC} or GND Current500 mA

Electrical Characteristics Over the Operating Range^[3]

DC Output Current, per Pin-25 mA to +25 mA

DC Input Voltage^[1]-3.0V to +7.0V

DC Program Voltage..... 13.0V

Static Discharge Voltage..... > 1100V
(per MIL-STD-883, method 3015)

Operating Range^[2]


| Range | Ambient Temperature | V_{CC} |
|------------|------------------------|--------------|
| Commercial | 0°C to +70°C | 5V \pm 5% |
| Industrial | -40°C to +85°C | 5V \pm 10% |
| Military | -55°C to +125°C (Case) | 5V \pm 10% |

| Parameter | Description | Test Conditions | Min. | Max. | Unit |
|-----------|-------------------------------------|--|---------------------|----------------|---------------|
| V_{OH} | Output HIGH Voltage | $V_{CC} = \text{Min.}, I_{OH} = -4.0 \text{ mA}$ | 2.4 | | V |
| V_{OL} | Output LOW Voltage | $V_{CC} = \text{Min.}, I_{OL} = 8 \text{ mA}$ | | 0.45 | V |
| V_{IH} | Input HIGH Level | | 2.2 | $V_{CC} + 0.3$ | V |
| V_{IL} | Input LOW Level | | -0.3 | 0.8 | V |
| I_{IX} | Input Current | $GND \leq V_{IN} \leq V_{CC}$ | -10 | +10 | μA |
| I_{OZ} | Output Leakage Current | $V_O = V_{CC} \text{ or } GND$ | -40 | +40 | μA |
| I_{OS} | Output Short Circuit Current | $V_{CC} = \text{Max.}, V_{OUT} = 0.5V^{[4, 5]}$ | -30 | -90 | mA |
| I_{CC1} | Power Supply Current (Standby) | $V_I = V_{CC} \text{ or } GND$ (No Load) | Commercial | 125 | mA |
| | | | Military/Industrial | 200 | mA |
| I_{CC2} | Power Supply Current ^[6] | $V_I = V_{CC} \text{ or } GND$ (No Load) $f = 1.0 \text{ MHz}^{[5, 6]}$ | Commercial | 135 | mA |
| | | | Military/Industrial | 225 | mA |
| t_R | Recommended Input Rise Time | | | 100 | ns |
| t_F | Recommended Input Fall Time | | | 100 | ns |



Capacitance^[7]

| Parameter | Description | Test Conditions | Max. | Unit |
|-----------|--------------------|---------------------------------------|------|------|
| C_{IN} | Input Capacitance | $V_{IN} = 2V, f = 1.0 \text{ MHz}$ | 10 | pF |
| C_{OUT} | Output Capacitance | $V_{OUT} = 2.0V, f = 1.0 \text{ MHz}$ | 10 | pF |

AC Test Loads and Waveforms^[7]



Equivalent to: THÉVENIN EQUIVALENT (commercial/military)



Notes:

1. Minimum DC input is -0.3V. During transitions, the inputs may undershoot to -2.0V for periods less than 20 ns.
2. The Voltage on any input or I/O pin cannot exceed the power pin during power-up.
3. Typical values are for $T_A = 25^\circ\text{C}$ and $V_{CC} = 5V$.
4. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $V_{OUT} = 0.5V$ has been chosen to avoid test problems caused by tester ground degradation.
5. Guaranteed but not 100% tested.
6. Measured with device programmed as a 16-bit counter in each LAB. This parameter is tested periodically by sampling production material.
7. Part (a) in AC Test Load and Waveforms is used for all parameters except t_{ER} and t_{XZ} , which is used for part (b) in AC Test Load and Waveforms. All external timing parameters are measured referenced to external pins of the device.

External Synchronous Switching Characteristics Over Operating Range ^[7]

| Parameter | Description | | 7C343-20 | | 7C343-25 | | Unit |
|------------------|---|-----------|----------|------|----------|------|------|
| | | | Min. | Max. | Min. | Max. | |
| t _{PD1} | Dedicated Input to Combinatorial Output Delay ^[8] | Com'l/Ind | | 20 | | 25 | ns |
| | | Mil | | 20 | | 25 | |
| t _{PD2} | I/O Input to Combinatorial Output Delay ^[9] | Com'l/Ind | | 32 | | 39 | ns |
| | | Mil | | 32 | | 39 | |
| t _{PD3} | Dedicated Input to Combinatorial Output Delay with Expander Delay ^[10] | Com'l/Ind | | 30 | | 37 | ns |
| | | Mil | | 30 | | 37 | |
| t _{PD4} | I/O Input to Combinatorial Output Delay with Expander Delay ^[5, 11] | Com'l/Ind | | 42 | | 51 | ns |
| | | | | 42 | | 51 | |
| t _{EA} | Input to Output Enable Delay ^[5, 8] | Com'l/Ind | | 20 | | 25 | ns |
| | | Mil | | 20 | | 25 | |
| t _{ER} | Input to Output Disable Delay ^[5, 8] | Com'l/Ind | | 20 | | 25 | ns |
| | | Mil | | 20 | | 25 | |
| t _{CO1} | Synchronous Clock Input to Output Delay | Com'l/Ind | | 12 | | 14 | ns |
| | | Mil | | 12 | | 14 | |
| t _{CO2} | Synchronous Clock to Local Feedback to Combinatorial Output ^[5, 12] | Com'l/Ind | | 25 | | 30 | ns |
| | | Mil | | | | 30 | |
| t _{S1} | Dedicated Input or Feedback Set-Up Time to Synchronous Clock Input ^[8] | Com'l/Ind | 12 | | 15 | | ns |
| | | Mil | | | 15 | | |
| t _{S2} | I/O Input Set-Up Time to Synchronous Clock Input ^[8, 13] | Com'l/Ind | 24 | | 30 | | ns |
| | | Mil | 24 | | 30 | | |
| t _H | Input Hold Time from Synchronous Clock Input ^[8] | Com'l/Ind | 0 | | 0 | | ns |
| | | Mil | 0 | | 0 | | |
| t _{WH} | Synchronous Clock Input HIGH Time | Com'l/Ind | 6 | | 8 | | ns |
| | | Mil | 6 | | 8 | | |
| t _{WL} | Synchronous Clock Input LOW Time | Com'l/Ind | 6 | | 8 | | ns |
| | | Mil | 6 | | 8 | | |
| t _{RW} | Asynchronous Clear Width ^[5, 8] | Com'l/Ind | 20 | | 25 | | ns |
| | | Mil | 20 | | 25 | | |
| t _{RR} | Asynchronous Clear Recovery Time ^[5, 8] | Com'l/Ind | 20 | | 25 | | ns |
| | | Mil | 20 | | 25 | | |
| t _{RO} | Asynchronous Clear to Registered Output Delay ^[8] | Com'l/Ind | | 20 | | 25 | ns |
| | | Mil | | 20 | | 25 | |

Notes:

- This specification is a measure of the delay from input signal applied to a dedicated input (44-pin PLCC input pin 9, 11, 12, 13, 31, 33, 34, or 35) to combinational output on any output pin. This delay assumes no expander terms are used to form the logic function. When this note is applied to any parameter specification it indicates that the signal (data, asynchronous clock, asynchronous clear, and/or asynchronous preset) is applied to a dedicated input only and no signal path (either clock or data) employs expander logic. If an input signal is applied to an I/O pin, an additional delay equal to t_{PIA} should be added to the comparable delay for a dedicated input. If expanders are used, add the maximum expander delay t_{EXP} to the overall delay for the comparable delay without expanders.
- This specification is a measure of the delay from input signal applied to an I/O macrocell pin to any output. This delay assumes no expander terms are used to form the logic function.
- This specification is a measure of the delay from an input signal applied to a dedicated input (44-pin PLCC input pin 9, 11, 12, 13, 31, 33, 34, or 35) to combinational output on any output pin. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic. This parameter is tested periodically by sampling production material.
- This specification is a measure of the delay from an input signal applied to an I/O macrocell pin to any output. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic. This parameter is tested periodically by sampling production material.
- This specification is a measure of the delay from synchronous register clock to internal feedback of the register output signal to the input of the LAB logic array and then to a combinational output. This delay assumes no expanders are used, register is synchronously clocked and all feedback is within the same LAB. This parameter is tested periodically by sampling production material.
- If data is applied to an I/O input for capture by a macrocell register, the I/O pin set-up time minimums should be observed. These parameters are t_{S2} for synchronous operation and t_{AS2} for asynchronous operation..

External Synchronous Switching Characteristics Over Operating Range (continued)^[7]

| Parameter | Description | | 7C343-20 | | 7C343-25 | | Unit |
|-------------------|--|-----------|----------|------|----------|------|------|
| | | | Min. | Max. | Min. | Max. | |
| t _{PR} | Asynchronous Preset Recovery Time ^[5, 8] | Com'l/Ind | 20 | | 25 | | ns |
| | | Mil | 20 | | 25 | | |
| t _{PO} | Asynchronous Preset to Registered Output Delay ^[8] | Com'l/Ind | | 20 | | 25 | ns |
| | | Mil | | 20 | | 25 | |
| t _{CF} | Synchronous Clock to Local Feedback Input ^[5, 14] | Com'l/Ind | | 3 | | 3 | ns |
| | | Mil | | 3 | | 3 | |
| t _P | External Synchronous Clock Period (1/f _{MAX3}) ^[5] | Com'l/Ind | 12 | | 16 | | ns |
| | | Mil | 12 | | 16 | | |
| f _{MAX1} | External Maximum Frequency (1/(t _{CO1} + t _{S1})) ^[5, 15] | Com'l/Ind | 41.6 | | 34 | | MHz |
| | | Mil | 41.6 | | 34 | | |
| f _{MAX2} | Internal Local Feedback Maximum Frequency, lesser of (1/(t _{S1} + t _{CF})) or (1/t _{CO1}) ^[5, 16] | Com'l/Ind | 66.6 | | 55 | | MHz |
| | | Mil | 66.6 | | 55 | | |
| f _{MAX3} | Data Path Maximum Frequency, least of 1/(t _{WL} + t _{WH}), 1/(t _{S1} + t _H), or (1/t _{CO1}) ^[5, 17] | Com'l/Ind | 83.3 | | 62.5 | | MHz |
| | | Mil | 83.3 | | 62.5 | | |
| f _{MAX4} | Maximum Register Toggle Frequency (1/(t _{WL} + t _{WH})) ^[5, 18] | Com'l/Ind | 83.3 | | 62.5 | | MHz |
| | | Mil | 83.3 | | 62.5 | | |
| t _{OH} | Output Data Stable Time from Synchronous Clock Input ^[5, 19] | Com'l/Ind | 3 | | 3 | | ns |
| | | Mil | 3 | | 3 | | |
| t _{PW} | Asynchronous Preset Width ^[5, 8] | Com'l/Ind | 20 | | 25 | | ns |
| | | Mil | 20 | | 25 | | |

Notes:

14. This specification is a measure of the delay associated with the internal register feedback path. This is the delay from synchronous clock to LAB logic array input. This delay plus the register set-up time, t_{S1}, is the minimum internal period for an internal synchronous state machine configuration. This delay is for feedback within the same LAB. This parameter is tested periodically by sampling production material.
15. This specification indicates the guaranteed maximum frequency, in synchronous mode, at which a state machine configuration with external feedback can operate. It is assumed that all data inputs and feedback signals are applied to dedicated inputs.
16. This specification indicates the guaranteed maximum frequency at which a state machine, with internal-only feedback, can operate. If register output states must also control external points, this frequency can still be observed as long as this frequency is less than 1/t_{CO1}. All feedback is assumed to be local, originating within the same LAB.
17. This frequency indicates the maximum frequency at which the device may operate in data path mode. This delay assumes data input signals are applied to dedicated inputs and no expander logic is used.
18. This specification indicates the guaranteed maximum frequency, in synchronous mode, at which an individual output or buried register can be cycled.
19. This parameter indicates the minimum time after a synchronous register clock input that the previous register output data is maintained on the output pin.

External Synchronous Switching Characteristics Over Operating Range (continued)^[7]

| Parameter | Description | | 7C343-30 | | 7C343-35 | | Unit |
|-------------------|---|-----------|----------|------|----------|------|------|
| | | | Min. | Max. | Min. | Max. | |
| t _{PD1} | Dedicated Input to Combinatorial Output Delay ^[8] | Com'l/Ind | | 30 | | 35 | ns |
| | | Mil | | 30 | | 35 | |
| t _{PD2} | I/O Input to Combinatorial Output Delay ^[9] | Com'l/Ind | | 44 | | 53 | ns |
| | | Mil | | 44 | | 53 | |
| t _{PD3} | Dedicated Input to Combinatorial Output Delay with Expander Delay ^[10] | Com'l/Ind | | 44 | | 55 | ns |
| | | Mil | | 44 | | 55 | |
| t _{PD4} | I/O Input to Combinatorial Output Delay with Expander Delay ^[5, 11] | Com'l/Ind | | 58 | | 73 | ns |
| | | Mil | | 58 | | 73 | |
| t _{EA} | Input to Output Enable Delay ^[5, 8] | Com'l/Ind | | 30 | | 35 | ns |
| | | Mil | | 30 | | 35 | |
| t _{ER} | Input to Output Disable Delay ^[5, 8] | Com'l/Ind | | 30 | | 35 | ns |
| | | Mil | | 30 | | 35 | |
| t _{CO1} | Synchronous Clock Input to Output Delay | Com'l/Ind | | 16 | | 20 | ns |
| | | Mil | | 16 | | 20 | |
| t _{CO2} | Synchronous Clock to Local Feedback to Combinatorial Output ^[5, 12] | Com'l/Ind | | 35 | | 42 | ns |
| | | Mil | | 35 | | 42 | |
| t _{S1} | Dedicated Input or Feedback Set-Up Time to Synchronous Clock Input ^[8] | Com'l/Ind | 20 | | 25 | | ns |
| | | Mil | 20 | | 25 | | |
| t _{S2} | I/O Input Set-Up Time to Synchronous Clock Input ^[8, 13] | Com'l/Ind | 35 | | 42 | | ns |
| | | Mil | 35 | | 42 | | |
| t _H | Input Hold Time from Synchronous Clock Input ^[8] | Com'l/Ind | 0 | | 0 | | ns |
| | | Mil | 0 | | 0 | | |
| t _{WH} | Synchronous Clock Input HIGH Time | Com'l/Ind | 10 | | 12.5 | | ns |
| | | Mil | 10 | | 12.5 | | |
| t _{WL} | Synchronous Clock Input LOW Time | Com'l/Ind | 10 | | 12.5 | | ns |
| | | Mil | 10 | | 12.5 | | |
| t _{RW} | Asynchronous Clear Width ^[5, 8] | Com'l/Ind | 30 | | 35 | | ns |
| | | Mil | 30 | | 35 | | |
| t _{RR} | Asynchronous Clear Recovery Time ^[5, 8] | Com'l/Ind | 30 | | 35 | | ns |
| | | Mil | 30 | | 35 | | |
| t _{RO} | Asynchronous Clear to Registered Output Delay ^[8] | Com'l/Ind | | 30 | | 35 | ns |
| | | Mil | | 30 | | 35 | |
| t _{PR} | Asynchronous Preset Recovery Time ^[5, 8] | Com'l/Ind | 30 | | 35 | | ns |
| | | Mil | 30 | | 35 | | |
| t _{PO} | Asynchronous Preset to Registered Output Delay ^[8] | Com'l/Ind | | 30 | | 35 | ns |
| | | Mil | | 30 | | 35 | |
| t _{CF} | Synchronous Clock to Local Feedback Input ^[5, 14] | Com'l/Ind | | 3 | | 5 | ns |
| | | Mil | | 3 | | 5 | |
| t _P | External Synchronous Clock Period (1/f _{MAX3}) ^[5] | Com'l/Ind | 20 | | 25 | | ns |
| | | Mil | 20 | | 25 | | |
| f _{MAX1} | External Maximum Frequency (1/(t _{CO1} + t _{S1})) ^[5, 15] | Com'l/Ind | 27 | | 22.2 | | MHz |
| | | Mil | 27 | | 22.2 | | |

External Synchronous Switching Characteristics Over Operating Range (continued)^[7]

| Parameter | Description | | 7C343-30 | | 7C343-35 | | Unit |
|-------------------|---|-----------|----------|------|----------|------|------|
| | | | Min. | Max. | Min. | Max. | |
| f _{MAX2} | Internal Local Feedback Maximum Frequency, lesser of $1/(t_{S1} + t_{CF})$ or $(1/t_{CO1})^{[5, 16]}$ | Com'l/Ind | 43 | | 33 | | MHz |
| | | Mil | 43 | | 33 | | |
| f _{MAX3} | Data Path Maximum Frequency, least of $1/(t_{WL} + t_{WH})$, $1/(t_{S1} + t_H)$, or $(1/t_{CO1})^{[5, 17]}$ | Com'l/Ind | 50 | | 40 | | MHz |
| | | Mil | 50 | | 40 | | |
| f _{MAX4} | Maximum Register Toggle Frequency $(1/(t_{WL} + t_{WH}))^{[5, 18]}$ | Com'l/Ind | 50 | | 40 | | MHz |
| | | Mil | 50 | | 40 | | |
| t _{OH} | Output Data Stable Time from Synchronous Clock Input ^[5, 19] | Com'l/Ind | 3 | | 3 | | ns |
| | | Mil | 3 | | 3 | | |
| t _{PW} | Asynchronous Preset Width ^[5, 8] | Com'l/Ind | 30 | | 35 | | ns |
| | | Mil | 30 | | 35 | | |

External Asynchronous Switching Characteristics Over Operating Range ^[7]

| Parameter | Description | | 7C343-20 | | 7C343-25 | | Unit |
|--------------------|--|-----------|----------|------|----------|------|------|
| | | | Min. | Max. | Min. | Max. | |
| t _{ACO1} | Asynchronous Clock Input to Output Delay ^[8] | Com'l/Ind | | 20 | 12 | | ns |
| | | Mil | | 20 | | | |
| t _{ACO2} | Asynchronous Clock Input to Local Feedback to Combinatorial Output ^[20] | Com'l/Ind | | 32 | | 25 | ns |
| | | Mil | | 32 | | 25 | |
| t _{AS1} | Dedicated Input or Feedback Set-Up Time to Asynchronous Clock Input ^[8] | Com'l/Ind | 4 | | | 40 | ns |
| | | Mil | 4 | | | 40 | |
| t _{AS2} | I/O Input Set-Up Time to Asynchronous Clock Input ^[8] | Com'l/Ind | 15 | | 5 | | ns |
| | | Mil | 15 | | 5 | | |
| t _{AH} | Input Hold Time from Asynchronous Clock Input ^[8] | Com'l/Ind | 5 | | 20 | | ns |
| | | Mil | 5 | | 20 | | |
| t _{AWH} | Asynchronous Clock Input HIGH Time ^[8] | Com'l/Ind | 9 | | 6 | | ns |
| | | Mil | 9 | | 6 | | |
| t _{AWL} | Asynchronous Clock Input LOW Time ^[8, 21] | Com'l/Ind | 7 | | 11 | | ns |
| | | Mil | 7 | | 11 | | |
| t _{ACF} | Asynchronous Clock to Local Feedback Input ^[5, 22] | Com'l/Ind | | 13 | 9 | | ns |
| | | Mil | | 13 | 9 | | |
| t _{AP} | External Asynchronous Clock Period $(1/f_{MAXA4})^{[5]}$ | Com'l/Ind | 16 | | | 15 | ns |
| | | Mil | 16 | | | 15 | |
| f _{MAXA1} | External Maximum Frequency in Asynchronous Mode $1/(t_{ACO1} + t_{AS1})^{[5, 23]}$ | Com'l/Ind | 41.6 | | 20 | | MHz |
| | | Mil | 41.6 | | 20 | | |

Notes:

20. This specification is a measure of the delay from an asynchronous register clock input to internal feedback of the register output signal to the input of the LAB logic array and then to a combinatorial output. This delay assumes no expanders are used in the logic of combinatorial output or the asynchronous clock input. The clock signal is applied to a dedicated input pin and all feedback is within a single LAB. This parameter is tested periodically by sampling production material.
21. This parameter is measured with a positive-edge triggered clock at the register. For negative edge triggering, the t_{AWH} and t_{AWL} parameters must be swapped. If a given input is used to clock multiple registers with both positive and negative polarity, t_{AWH} should be used for both t_{AWH} and t_{AWL}.
22. This specification is a measure of the delay associated with the internal register feedback path for an asynchronous clock to LAB logic array input. This delay plus the asynchronous register set-up time, t_{AS1}, is the minimum internal period for an internal asynchronously clocked state machine configuration. This delay is for feedback within the same LAB, assumes no expander logic in the clock path, and assumes that the clock input signal is applied to a dedicated input pin. This parameter is tested periodically by sampling production material.
23. This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine configuration with external feedback can operate. It is assumed that all data inputs, clock inputs, and feedback signals are applied to dedicated inputs, and that no expander logic is employed in the clock signal path or data path.

External Asynchronous Switching Characteristics Over Operating Range (continued)^[7]

| Parameter | Description | | 7C343-20 | | 7C343-25 | | Unit |
|--------------------|--|-----------|----------|------|----------|------|------|
| | | | Min. | Max. | Min. | Max. | |
| f _{MAXA2} | Maximum Internal Asynchronous Frequency ^[5, 24] | Com'l/Ind | 58.8 | | 33 | | MHz |
| | | Mil | 58.8 | | 50 | | |
| f _{MAXA3} | Data Path Maximum Frequency in Asynchronous Mode ^[5, 25] | Com'l/Ind | 50 | | 50 | | MHz |
| | | Mil | 50 | | | | |
| f _{MAXA4} | Maximum Asynchronous Register Toggle Frequency 1/(t _{AWH} + t _{AWL}) ^[5, 26] | Com'l/Ind | 62.5 | | 40 | | MHz |
| | | Mil | 62.5 | | 40 | | |
| t _{AOH} | Output Data Stable Time from Asynchronous Clock Input ^[5, 27] | Com'l/Ind | 12 | | 15 | | ns |
| | | Mil | 12 | | 15 | | |

External Asynchronous Switching Characteristics Over Operating Range^[7]

| Parameter | Description | | 7C343-30 | | 7C343-35 | | Unit |
|--------------------|--|-----------|----------|------|----------|------|------|
| | | | Min. | Max. | Min. | Max. | |
| t _{ACO1} | Asynchronous Clock Input to Output Delay ^[8] | Com'l/Ind | | 30 | | 35 | ns |
| | | Mil | | 30 | | 35 | |
| t _{ACO2} | Asynchronous Clock Input to Local Feedback to Combinatorial Output ^[20] | Com'l/Ind | | 46 | | 55 | ns |
| | | Mil | | 46 | | 55 | |
| t _{AS1} | Dedicated Input or Feedback Set-Up Time to Asynchronous Clock Input ^[8] | Com'l/Ind | 6 | | 8 | | ns |
| | | Mil | 6 | | 8 | | |
| t _{AS2} | I/O Input Set-Up Time to Asynchronous Clock Input ^[8] | Com'l/Ind | 25 | | 30 | | ns |
| | | Mil | 25 | | 30 | | |
| t _{AH} | Input Hold Time from Asynchronous Clock Input ^[8] | Com'l/Ind | 8 | | 10 | | ns |
| | | Mil | 8 | | 10 | | |
| t _{AWH} | Asynchronous Clock Input HIGH Time ^[8] | Com'l/Ind | 14 | | 16 | | ns |
| | | Mil | 14 | | 16 | | |
| t _{AWL} | Asynchronous Clock Input LOW Time ^[8, 21] | Com'l/Ind | 11 | | 14 | | ns |
| | | Mil | 11 | | 14 | | |
| t _{ACF} | Asynchronous Clock to Local Feedback Input ^[5, 22] | Com'l/Ind | | 18 | | 22 | ns |
| | | Mil | | 18 | | 22 | |
| t _{AP} | External Asynchronous Clock Period (1/f _{MAXA4}) ^[5] | Com'l/Ind | 25 | | 30 | | ns |
| | | Mil | 25 | | 30 | | |
| f _{MAXA1} | External Maximum Frequency in Asynchronous Mode 1/(t _{ACO1} + t _{AS1}) ^[5, 23] | Com'l/Ind | 27 | | 23 | | MHz |
| | | Mil | 27 | | 23 | | |
| f _{MAXA2} | Maximum Internal Asynchronous Frequency ^[5, 24] | Com'l/Ind | 40 | | 33 | | MHz |
| | | Mil | 40 | | 33 | | |
| f _{MAXA3} | Data Path Maximum Frequency in Asynchronous Mode ^[5, 25] | Com'l/Ind | 33 | | 28 | | MHz |
| | | Mil | 33 | | 28 | | |
| f _{MAXA4} | Maximum Asynchronous Register Toggle Frequency 1/(t _{AWH} + t _{AWL}) ^[5, 26] | Com'l/Ind | 40 | | 33 | | MHz |
| | | Mil | 40 | | 33 | | |

Notes:

24. This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine with internal-only feedback can operate. This parameter is determined by the lesser of (1/t_{ACF} + t_{AS1}) or (1/(t_{AWH} + t_{AWL})). If register output states must also control external points, this frequency can still be observed as long as this frequency is less than 1/t_{ACO1}.
25. This frequency is the maximum frequency at which the device may operate in the asynchronously clocked data path mode. This specification is determined by the least of 1/(t_{AWH} + t_{AWL}), 1/(t_{AS1} + t_{AH}) or 1/t_{ACO1}. It assumes data and clock input signals are applied to dedicated input pins and no expander logic is used.
26. This specification indicates the guaranteed maximum frequency at which an individual output or buried register can be cycled in asynchronously clocked mode by a clock signal applied to an external dedicated input pin.
27. This parameter indicates the minimum time that the previous register output data is maintained on the output after an asynchronous register clock input.



External Asynchronous Switching Characteristics Over Operating Range (continued)^[7]

| Parameter | Description | | 7C343-30 | | 7C343-35 | | Unit |
|------------------|--|-----------|----------|------|----------|------|------|
| | | | Min. | Max. | Min. | Max. | |
| t _{AOH} | Output Data Stable Time from Asynchronous Clock Input ^[5, 27] | Com'l/Ind | 15 | | 15 | | ns |
| | | Mil | 15 | | 15 | | |

Internal Switching Characteristics Over Operating Range^[7]

| Parameter | Description | | 7C343-20 | | 7C343-25 | | Unit |
|--------------------|---|------------|----------|------|----------|------|------|
| | | | Min. | Max. | Min. | Max. | |
| t _{IN} | Dedicated Input Pad and Buffer Delay | Com'l/Ind | | 4 | | 5 | ns |
| | | Mil | | 4 | | 5 | |
| t _{IO} | I/O Input Pad and Buffer Delay | Com'l/Ind | | 4 | | 5 | ns |
| | | Mil | | 4 | | 5 | |
| t _{EXP} | Expander Array Delay | Com'l/Ind | | 10 | | 12 | ns |
| | | Mil | | 10 | | 12 | |
| t _{LAD} | Logic Array Data Delay | Com'l/Ind | | 10 | | 12 | ns |
| | | Mil | | 10 | | 12 | |
| t _{LAC} | Logic Array Control Delay | Com'l/Ind | | 8 | | 10 | ns |
| | | Mil | | 8 | | 10 | |
| t _{OD} | Output Buffer and Pad Delay | Com'l/Ind | | 4 | | 5 | ns |
| | | Mil | | 4 | | 5 | |
| t _{ZX} | Output Buffer Enable Delay ^[28] | Com'l/Ind | | 8 | | 10 | ns |
| | | Mil | | 8 | | 10 | |
| t _{XZ} | Output Buffer Disable Delay | Com'l/Ind | | 8 | | 10 | ns |
| | | Mil | | 8 | | 10 | |
| t _{RSU} | Register Set-Up Time Relative to Clock Signal at Register | Com'l/Ind | 4 | | 6 | | ns |
| | | Mil | 4 | | 6 | | |
| t _{RH} | Register Hold Time Relative to Clock Signal at Register | Com'l/Ind | 4 | | 6 | | ns |
| | | Mil | 4 | | 6 | | |
| t _{LATCH} | Flow-Through Latch Delay | Com'l/Ind | | 2 | | 3 | ns |
| | | Mil | | 2 | | 3 | |
| t _{RD} | Register Delay | Com'l/ Ind | | 1 | | 1 | ns |
| | | Mil | | 1 | | 1 | |
| t _{COMB} | Transparent Mode Delay ^[29] | Com'l/Ind | | 2 | | 3 | ns |
| | | Mil | | 2 | | 3 | |
| t _{CH} | Clock HIGH Time | Com'l/Ind | 6 | | 8 | | ns |
| | | Mil | 6 | | 8 | | |
| t _{CL} | Clock LOW Time | Com'l/Ind | 6 | | 8 | | ns |
| | | Mil | 6 | | 8 | | |
| t _{IC} | Asynchronous Clock Logic Delay | Com'l/Ind | | 12 | | 14 | ns |
| | | Mil | | 12 | | 14 | |
| t _{ICS} | Synchronous Clock Delay | Com'l/Ind | | 2 | | 2 | ns |
| | | Mil | | 2 | | 2 | |

Notes:

28. Sample tested only for an output change of 500 mV.

29. This specification guarantees the maximum combinatorial delay associated with the macrocell register bypass when the macrocell is configured for combinatorial operation.



Internal Switching Characteristics Over Operating Range (continued)^[7]

| Parameter | Description | | 7C343-20 | | 7C343-25 | | Unit |
|------------------|---|------------|----------|------|----------|------|------|
| | | | Min. | Max. | Min. | Max. | |
| t _{FD} | Feedback Delay | Com'I/Ind | | 1 | | 1 | ns |
| | | Mil | | 1 | | 1 | |
| t _{PRE} | Asynchronous Register Preset Time | Com'I/Ind | | 4 | | 5 | ns |
| | | Mil | | 4 | | 5 | |
| t _{CLR} | Asynchronous Register Clear Time | Com'I/Ind | | 4 | | 5 | ns |
| | | Mil | | 4 | | 5 | |
| t _{PCW} | Asynchronous Preset and Clear Pulse Width | Com'I /Ind | 4 | | 5 | | ns |
| | | Mil | 4 | | 5 | | |
| t _{PCR} | Asynchronous Preset and Clear Recovery Time | Com'I/Ind | 4 | | 5 | | ns |
| | | Mil | 4 | | 5 | | |
| t _{PIA} | Programmable Interconnect Array Delay Time | Com'I/Ind | | 12 | | 14 | ns |
| | | Mil | | 12 | | 14 | |

Internal Switching Characteristics Over Operating Range^[7]


| Parameter | Description | | 7C343-30 | | 7C343-35 | | Unit |
|--------------------|---|-----------|----------|------|----------|------|------|
| | | | Min. | Max. | Min. | Max. | |
| t _{IN} | Dedicated Input Pad and Buffer Delay | Com'I/Ind | | 7 | | 9 | ns |
| | | Mil | | 7 | | 9 | |
| t _{IO} | I/O Input Pad and Buffer Delay | Com'I/Ind | | 5 | | 7 | ns |
| | | Mil | | 5 | | 7 | |
| t _{EXP} | Expander Array Delay | Com'I/Ind | | 14 | | 20 | ns |
| | | Mil | | 14 | | 20 | |
| t _{LAD} | Logic Array Data Delay | Com'I/Ind | | 14 | | 16 | ns |
| | | Mil | | 14 | | 16 | |
| t _{LAC} | Logic Array Control Delay | Com'I/Ind | | 12 | | 13 | ns |
| | | Mil | | 12 | | 13 | |
| t _{OD} | Output Buffer and Pad Delay | Com'I/Ind | | 5 | | 6 | ns |
| | | Mil | | 5 | | 6 | |
| t _{ZX} | Output Buffer Enable Delay ^[28] | Com'I/Ind | | 11 | | 13 | ns |
| | | Mil | | 11 | | 13 | |
| t _{XZ} | Output Buffer Disable Delay | Com'I/Ind | | 11 | | 13 | ns |
| | | Mil | | 11 | | 13 | |
| t _{RSU} | Register Set-Up Time Relative to Clock Signal at Register | Com'I/Ind | 8 | | 10 | | ns |
| | | Mil | 8 | | 10 | | |
| t _{RH} | Register Hold Time Relative to Clock Signal at Register | Com'I/Ind | 8 | | 12 | | ns |
| | | Mil | 8 | | 12 | | |
| t _{LATCH} | Flow-Through Latch Delay | Com'I/Ind | | 4 | | 4 | ns |
| | | Mil | | 4 | | 4 | |
| t _{RD} | Register Delay | Com'I/Ind | | 2 | | 2 | ns |
| | | Mil | | 2 | | 2 | |
| t _{COMB} | Transparent Mode Delay ^[29] | Com'I/Ind | | 4 | | 4 | ns |
| | | Mil | | 4 | | 4 | |

Internal Switching Characteristics Over Operating Range (continued)^[7]

| Parameter | Description | | 7C343-30 | | 7C343-35 | | Unit |
|-----------|---|-----------|----------|------|----------|------|------|
| | | | Min. | Max. | Min. | Max. | |
| t_{CH} | Clock HIGH Time | Com'I/Ind | 10 | | 12.5 | | ns |
| | | Mil | 10 | | 12.5 | | |
| t_{CL} | Clock LOW Time | Com'I/Ind | 10 | | 12.5 | | ns |
| | | Mil | 10 | | 12.5 | | |
| t_{IC} | Asynchronous Clock Logic Delay | Com'I/Ind | | 16 | | 18 | ns |
| | | Mil | | 16 | | 18 | |
| t_{ICS} | Synchronous Clock Delay | Com'I/Ind | | 2 | | 3 | ns |
| | | Mil | | 2 | | 3 | |
| t_{FD} | Feedback Delay | Com'I/Ind | | 1 | | 2 | ns |
| | | Mil | | 1 | | 2 | |
| t_{PRE} | Asynchronous Register Preset Time | Com'I/Ind | | 6 | | 7 | ns |
| | | Mil | | 6 | | 7 | |
| t_{CLR} | Asynchronous Register Clear Time | Com'I/Ind | | 6 | | 7 | ns |
| | | Mil | | 6 | | 7 | |
| t_{PCW} | Asynchronous Preset and Clear Pulse Width | Com'I/Ind | 6 | | 7 | | ns |
| | | Mil | 6 | | 7 | | |
| t_{PCR} | Asynchronous Preset and Clear Recovery Time | Com'I/Ind | 6 | | 7 | | ns |
| | | Mil | 6 | | 7 | | |
| t_{PIA} | Programmable Interconnect Array Delay Time | Com'I/Ind | | 16 | | 20 | ns |
| | | Mil | | 16 | | 20 | |


Switching Waveforms

External Combinatorial




Switching Waveforms (continued)


External Synchronous



External Asynchronous




Internal Combinatorial




Switching Waveforms (continued)


Internal Asynchronous



Internal Synchronous



Output Mode



Information

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|------------|-----------------|--------------|-------------------------------------|-----------------------|
| 20 | CY7C343-20JC/JI | J67 | 44-Lead Plastic Leaded Chip Carrier | Commercial/Industrial |
| 25 | CY7C343-25HC/HI | H67 | 44-Pin Windowed Leaded Chip Carrier | Commercial/Industrial |
| | CY7C343-25JC/JI | J67 | 44-Lead Plastic Leaded Chip Carrier | |
| 30 | CY7C343-30HC/HI | H67 | 44-Pin Windowed Leaded Chip Carrier | Commercial/Industrial |
| | CY7C343-30JC/JI | J67 | 44-Lead Plastic Leaded Chip Carrier | |
| | CY7C343-30HMB | H67 | 44-Pin Windowed Leaded Chip Carrier | Military |
| 35 | CY7C343-35HC/HI | H67 | 44-Pin Windowed Leaded Chip Carrier | Commercial/Industrial |
| | CY7C343-35JC | J67 | 44-Lead Plastic Leaded Chip Carrier | |
| | CY7C343-35HMB | H67 | 44-Pin Windowed Leaded Chip Carrier | Military |

**MILITARY SPECIFICATIONS
Group A Subgroup Testing**

DC Characteristics





| Parameters | Subgroups |
|------------|-----------|
| V_{OH} | 1, 2, 3 |
| V_{OL} | 1, 2, 3 |
| V_{IH} | 1, 2, 3 |
| V_{IL} | 1, 2, 3 |
| I_{IX} | 1, 2, 3 |
| I_{OZ} | 1, 2, 3 |
| I_{CC1} | 1, 2, 3 |

Switching Characteristics

| Parameters | Subgroups |
|------------|-----------------|
| t_{PD1} | 7, 8, 9, 10, 11 |
| t_{PD2} | 7, 8, 9, 10, 11 |
| t_{PD3} | 7, 8, 9, 10, 11 |
| t_{CO1} | 7, 8, 9, 10, 11 |
| t_S | 7, 8, 9, 10, 11 |
| t_H | 7, 8, 9, 10, 11 |
| t_{ACO1} | 7, 8, 9, 10, 11 |
| t_{ACO2} | 7, 8, 9, 10, 11 |
| t_{AS} | 7, 8, 9, 10, 11 |
| t_{AH} | 7, 8, 9, 10, 11 |


Package Diagrams

44-Pin Windowed Leaded Chip Carrier H67



Package Diagrams (continued)

44-Lead Plastic Leaded Chip Carrier J67



51-85003-*A

Warp is a registered trademark, and Ultra37000, *Warp* Professional and *Warp* Enterprise are trademarks, of Cypress Semiconductor Corporation.



**USE ULTRA37000™ FOR
ALL NEW DESIGNS**

CY7C343

Document History Page

| Document Title: CY7C343 64-Macrocell MAX® EPLD Document Number: 38-03015 | | | | |
|---|---------|------------|-----------------|--|
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
| ** | 106315 | 04/24/01 | SZV | Change from Spec number: to 38-03015 |
| *A | 122226 | 12/28/02 | RBI | Power up requirements added to Operating Range Information |
| *B | 213375 | See ECN | FSG | Added note to title page: "Use Ultra37000 For All New Designs" |