

# CDC208

## DUAL 1-LINE TO 4-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS109F – APRIL 1990 – REVISED OCTOBER 1998

- Low-Skew Propagation Delay Specifications for Clock-Driver Applications
- TTL-Compatible Inputs and CMOS-Compatible Outputs
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin  $V_{CC}$  and GND Pin Configurations Minimize High-Speed Switching Noise
- **EPIC™** (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline (DW)

DW PACKAGE  
(TOP VIEW)

|     |    |    |                   |
|-----|----|----|-------------------|
| 1Y2 | 1  | 20 | 1Y1               |
| 1Y3 | 2  | 19 | 1A                |
| 1Y4 | 3  | 18 | $\overline{1OE1}$ |
| GND | 4  | 17 | $\overline{1OE2}$ |
| GND | 5  | 16 | $V_{CC}$          |
| GND | 6  | 15 | $V_{CC}$          |
| GND | 7  | 14 | 2A                |
| 2Y1 | 8  | 13 | $\overline{2OE1}$ |
| 2Y2 | 9  | 12 | $\overline{2OE2}$ |
| 2Y3 | 10 | 11 | 2Y4               |

### description

The CDC208 contains dual clock-driver circuits that fanout one input signal to four outputs with minimum skew for clock distribution (see Figure 2). The device also offers two output-enable ( $\overline{OE1}$  and  $\overline{OE2}$ ) inputs for each circuit that can force the outputs to be disabled to a high-impedance state or to a high- or low-logic level independent of the signal on the respective A input.

Skew parameters are specified for a reduced temperature and voltage range common to many applications.

The CDC208 is characterized for operation from –40°C to 85°C.

FUNCTION TABLES

| INPUTS            |                   |    | OUTPUTS |     |     |     |
|-------------------|-------------------|----|---------|-----|-----|-----|
| $\overline{1OE1}$ | $\overline{1OE2}$ | 1A | 1Y1     | 1Y2 | 1Y3 | 1Y4 |
| L                 | L                 | L  | L       | L   | L   | L   |
| L                 | L                 | H  | H       | H   | H   | H   |
| L                 | H                 | X  | L       | L   | L   | L   |
| H                 | L                 | X  | H       | H   | H   | H   |
| H                 | H                 | X  | Z       | Z   | Z   | Z   |

| INPUTS            |                   |    | OUTPUTS |     |     |     |
|-------------------|-------------------|----|---------|-----|-----|-----|
| $\overline{2OE1}$ | $\overline{2OE2}$ | 2A | 2Y1     | 2Y2 | 2Y3 | 2Y4 |
| L                 | L                 | L  | L       | L   | L   | L   |
| L                 | L                 | H  | H       | H   | H   | H   |
| L                 | H                 | X  | L       | L   | L   | L   |
| H                 | L                 | X  | H       | H   | H   | H   |
| H                 | H                 | X  | Z       | Z   | Z   | Z   |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1998, Texas Instruments Incorporated


# CDC208

## DUAL 1-LINE TO 4-LINE CLOCK DRIVER

### WITH 3-STATE OUTPUTS


SCAS109F – APRIL 1990 – REVISED OCTOBER 1998

#### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)



# CDC208

## DUAL 1-LINE TO 4-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS109F – APRIL 1990 – REVISED OCTOBER 1998

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

|   |                            |
|---|----------------------------|
| Supply voltage range, $V_{CC}$  | –0.5 V to 7 V              |
| Input voltage range, $V_I$ (see Note 1)   | –0.5 V to $V_{CC} + 0.5$ V |
| Output voltage range, $V_O$ (see Note 1)  | –0.5 V to $V_{CC} + 0.5$ V |
| Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )                     | ±20 mA                     |
| Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )                    | ±50 mA                     |
| Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )                        | ±50 mA                     |
| Continuous current through $V_{CC}$ or GND  | ±200 mA                    |
| Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2) | 1.6 W                      |
| Storage temperature range   | –65°C to 150°C             |

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.  
 For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

### recommended operating conditions

|  | MIN | NOM      | MAX | UNIT |
|--|-----|----------|-----|------|
| $V_{CC}$ Supply voltage                                  | 4.5 | 5        | 5.5 | V    |
| $V_{IH}$ High-level input voltage                        | 2   |          |     | V    |
| $V_{IL}$ Low-level input voltage                         |     |          | 0.8 | V    |
| $V_I$ Input voltage                                      | 0   | $V_{CC}$ |     | V    |
| $I_{OH}$ High-level output current                       |     |          | –24 | mA   |
| $I_{OL}$ Low-level output current                        |     |          | 24  | mA   |
| $\Delta t / \Delta v$ Input transition rise or fall rate | 0   |          | 10  | ns/V |
| $f_{\text{clock}}$ Input clock frequency                 |     |          | 60  | MHz  |
| $T_A$ Operating free-air temperature                     | –40 |          | 85  | °C   |



**CDC208**  
**DUAL 1-LINE TO 4-LINE CLOCK DRIVER**  
**WITH 3-STATE OUTPUTS**

SCAS109F – APRIL 1990 – REVISED OCTOBER 1998

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

| PARAMETER          | TEST CONDITIONS   | V <sub>CC</sub> | T <sub>A</sub> = 25°C |     |      | MIN  | MAX  | UNIT |
|--------------------|---|-----------------|-----------------------|-----|------|------|------|------|
|                    |   |                 | MIN                   | TYP | MAX  |      |      |      |
| V <sub>OH</sub>    | I <sub>OH</sub> = –50 µA                                      | 4.5 V           | 4.4                   |     |      | 4.4  |      | V    |
|                    |   | 5.5 V           | 5.4                   |     |      | 5.4  |      |      |
|                    | I <sub>OH</sub> = –24 mA                                      | 4.5 V           | 3.94                  |     |      | 3.8  |      |      |
|                    |   | 5.5 V           | 4.94                  |     |      | 4.8  |      |      |
|                    | I <sub>OH</sub> = –75 mA†                                     | 5.5 V           |                       |     |      | 3.85 |      |      |
| V <sub>OL</sub>    | I <sub>OL</sub> = 50 µA                                       | 4.5 V           |                       |     | 0.1  |      | 0.1  | V    |
|                    |   | 5.5 V           |                       |     | 0.1  |      | 0.1  |      |
|                    | I <sub>OL</sub> = 24 mA                                       | 4.5 V           |                       |     | 0.36 |      | 0.44 |      |
|                    |   | 5.5 V           |                       |     | 0.36 |      | 0.44 |      |
|                    | I <sub>OL</sub> = 75 mA†                                      | 5.5 V           |                       |     |      |      | 1.65 |      |
| I <sub>I</sub>     | V <sub>I</sub> = V <sub>CC</sub> or GND                       | 5.5 V           |                       |     | ±0.1 |      | ±1   | µA   |
| I <sub>OZ</sub>    | V <sub>O</sub> = V <sub>CC</sub> or GND                       | 5.5 V           |                       |     | ±0.5 |      | ±5   | µA   |
| I <sub>CC</sub>    | V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0   | 5.5 V           |                       |     | 8    |      | 80   | µA   |
| ΔI <sub>CC</sub> ‡ | One input at 3.4 V,<br>Other inputs at V <sub>CC</sub> or GND | 5.5 V           |                       |     | 0.9  |      | 1    | mA   |
| C <sub>i</sub>     | V <sub>I</sub> = V <sub>CC</sub> or GND                       | 5 V             |                       | 4   |      |      |      | pF   |
| C <sub>o</sub>     | V <sub>O</sub> = V <sub>CC</sub> or GND                       | 5 V             |                       | 10  |      |      |      | pF   |

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**CDC208**  
**DUAL 1-LINE TO 4-LINE CLOCK DRIVER**  
**WITH 3-STATE OUTPUTS**

SCAS109F – APRIL 1990 – REVISED OCTOBER 1998

**switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$  (unless otherwise noted) (see Figure 1)**

| PARAMETER | FROM<br>(INPUT)  | TO<br>(OUTPUT) | $T_A = 25^\circ\text{C}$ |     |      | MIN | MAX  | UNIT |
|-----------|--|----------------|--------------------------|-----|------|-----|------|------|
|           |  |                | MIN                      | TYP | MAX  |     |      |      |
| $t_{PLH}$ | 1A and 2A  | Any Y          | 5.3                      | 8.5 | 10.9 | 5.3 | 11.7 | ns   |
| $t_{PHL}$ |  |                | 3.6                      | 7.7 | 11   | 3.6 | 11.5 |      |
| $t_{PLH}$ | $\overline{1OE1}$ , $\overline{1OE2}$ , and<br>$\overline{2OE1}$ , $\overline{2OE2}$ | Any Y          | 4.7                      | 8.5 | 11.7 | 4.7 | 12.8 | ns   |
| $t_{PHL}$ |  |                | 4.4                      | 8.4 | 11.3 | 4.4 | 12.4 |      |
| $t_{PZH}$ | $\overline{1OE2}$ or $\overline{2OE2}$   | Any Y          | 4.4                      | 8.1 | 11.3 | 4.4 | 12.4 | ns   |
| $t_{PZL}$ | $\overline{1OE1}$ or $\overline{2OE1}$   |                | 5                        | 9.6 | 13.3 | 5   | 14.9 |      |
| $t_{PHZ}$ | $\overline{1OE2}$ or $\overline{2OE2}$   | Any Y          | 4.2                      | 7.4 | 9.3  | 4.2 | 10.2 | ns   |
| $t_{PLZ}$ | $\overline{1OE1}$ or $\overline{2OE1}$   |                | 5.4                      | 7.5 | 9.2  | 5.4 | 9.9  |      |

**switching characteristics,  $V_{CC} = 5\text{ V} \pm 0.25\text{ V}$ ,  $T_A = 25^\circ\text{C}$  to  $70^\circ\text{C}$  (see Note 3 and Figures 1 and 2)**

| PARAMETER   | FROM<br>(INPUT) | TO<br>(OUTPUT) | MIN | MAX  | UNIT |
|-------------|-----------------|----------------|-----|------|------|
| $t_{PLH}$   | 1A and 2A       | Any Y          | 6.6 | 10.2 | ns   |
| $t_{PHL}$   |                 |                | 6.6 | 9.8  |      |
| $t_{sk(o)}$ | 1A and 2A       | Any Y          |     | 1    | ns   |

NOTE 3: All specifications are valid only for all outputs switching simultaneously and in phase.

**operating characteristics,  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$**

| PARAMETER |  | TEST CONDITIONS  | TYP | UNIT |
|-----------|--|------------------|-----|------|
| $C_{pd}$  | Power dissipation capacitance per bank | Outputs enabled  | 96  | pF   |
|           |  | Outputs disabled | 12  |      |


# CDC208

## DUAL 1-LINE TO 4-LINE CLOCK DRIVER

### WITH 3-STATE OUTPUTS

SCAS109F – APRIL 1990 – REVISED OCTOBER 1998


#### PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 3 \text{ ns}$ ,  $t_f \leq 3 \text{ ns}$ . For testing pulse duration:  $t_r = t_f = 1 \text{ to } 3 \text{ ns}$ . Pulse polarity can be either high-to-low-to-high or low-to-high-to-low.
  - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

Figure 1. Load Circuit and Voltage Waveforms

### PARAMETER MEASUREMENT INFORMATION



NOTE A: Output skew,  $t_{sk(o)}$ , is calculated as the greater of:

- The difference between the fastest and slowest of  $t_{PLHn}$  ( $n = 1, 2, \dots, 8$ )
- The difference between the fastest and slowest of  $t_{PHLn}$  ( $n = 1, 2, \dots, 8$ )

**Figure 2. Waveforms for Calculation of  $t_{sk(o)}$**

# CDC208

## DUAL 1-LINE TO 4-LINE CLOCK DRIVER

### WITH 3-STATE OUTPUTS


SCAS109F – APRIL 1990 – REVISED OCTOBER 1998

#### MECHANICAL INFORMATION

DW (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

16 PIN SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).  
 D. Falls within JEDEC MS-013



## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.