Features

- Fast Read Access Time 45 ns
- Low Power CMOS Operation

100 $\,\mu\text{A}$ max. Standby

20 mA max. Active at 5 MHz

JEDEC Standard Packages

28-Lead 600-mil PDIP

32-Lead PLCC 28-Lead TSOP and SOIC

- 5V ± 10% Supply
- High Reliability CMOS Technology 2,000V ESD Protection

200 mA Latchup Immunity

- Rapid[™] Programming Algorithm 100 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

Description

The AT27C512R is a low-power, high performance 524,288 bit one-time programmable read only memory (OTP EPROM) organized 64K by 8 bits. It requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 45 ns, eliminating the need for speed reducing WAIT states on high performance microprocessor systems.


Atmel's scaled CMOS technology provides high speed, lower active power consumption, and significantly faster programming. Power consumption is typically only 8 mA in Active Mode and less than 10 μ A in Standby.

(continued)

Pin Configurations

	_
Pin Name	Function
A0 - A15	Addresses
O0 - O7	Outputs
CE	Chip Enable
OE /VPP	Output Enable/V _{PP}
NC	No Connect

PLCC Top View



Note: PLCC Package Pins 1 and 17 are DON'T CONNECT.

PDIP, SOIC Top View

				1	
A15	\Box	1	28	Þ	VCC
A12	П	2	27	Þ	A14
Α7	\Box	3	26	Þ	A13
A6	П	4	25	Þ	A8
A5	q	5	24	Þ	A9
A4		6	23	Þ	A11
А3	П	7	22	Þ	OE/VPP
A2	q	8	21	Þ	A10
A1		9	20	Þ	CE
A0	\Box	10	19	Þ	07
00		11	18	Þ	O6
01	П	12	17	Þ	O5
02	q	13	16	Þ	O4
GND		14	15	Þ	O3

TSOP Top View **Type 1**

OE/VPP		22	21		þ		A10
A9 A11 🗟	23	24	19	20	F	CE	07
A13 A8	25	26	17	18	В	O6	O5
A14 🗆	27			16	Ē	O4	
VCC A15	1	28	15	14	Б	GND	ОЗ
A12 🖳	3	2	13		E	01	02
A6 A7		4	11	12	E		00
A4 A5	5	6	9	10	В	A0	۸ ۱
^+ A3 🗆	7	0	9	8	Б	A2	Ai

512K (64K x 8) OTP CMOS EPROM

0015H





Description (Continued)


The AT27C512R is available in a choice of industry standard JEDEC-approved one-time programmable (OTP) plastic PDIP, PLCC, SOIC, and TSOP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention.

With 64K byte storage capability, the AT27C512R allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1 μF high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the VCC and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be utilized, again connected between the VCC and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V (1)
Voltage on A9 with Respect to Ground2.0V to +14.0V (1)
V _{PP} Supply Voltage with Respect to Ground2.0V to +14.0V ⁽¹⁾

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V dc which may overshoot to +7.0V for pulses of less than 20 ns.

Operating Modes

Mode \ Pin	CE	OE/V _{PP}	Ai	Outputs
Read	VIL	VIL	Ai	Dout
Output Disable	VIL	Vih	X ⁽¹⁾	High Z
Standby	V _{IH}	X ⁽¹⁾	Χ	High Z
Rapid Program (2)	VIL	V _{PP}	Ai	D _{IN}
PGM Inhibit	ViH	Vpp	X ⁽¹⁾	High Z
Product Identification (4)	VIL	VIL	A9 = V _H ⁽³⁾ A0 = V _{IH} or V _{IL} A1 - A15 = V _{IL}	Identification Code

Notes: 1. X can be V_{IL} or V_{IH}.

2. Refer to Programming Characteristics.

3. $V_H = 12.0 \pm 0.5 V$.

4. Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.





DC and AC Operating Conditions for Read Operation

			AT27C512R									
		-45	-55	-70	-90	-12	-15					
Operating	Com.	0°C - 70°C										
Temp.(Case)	Ind.	-40°C - 85°C										
V _{CC} Supply		5V ± 10%										

DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to V_{CC}		±1	μΑ
ILO	Output Leakage Current	$V_{OUT} = 0V$ to V_{CC}		±5	μΑ
lon	V _{CC} ⁽¹⁾ Standby Current	I _{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μΑ
ISB	VCC Standby Current	I_{SB2} (TTL), \overline{CE} = 2.0 to V_{CC} + 0.5V		1	mA
Icc	V _{CC} Active Current	$\frac{f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},}{CE} = V_{IL}$		20	mA
VIL	Input Low Voltage		-0.6	0.8	V
VIH	Input High Voltage		2.0	Vcc + 0.5	V
VoL	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
Vон	Output High Voltage	ΙΟΗ = -400 μΑ	2.4		V


Note: 1. V_{CC} must be applied simultaneously or before $\overline{\text{OE}}/\text{V}_{PP}$, and removed simultaneously or after $\overline{\text{OE}}/\text{V}_{PP}$.

AC Characteristics for Read Operation

				AT27C512R											
				45	-55 -70		-90		-12		-15				
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc (3)	Address to Output Delay	$\overline{CE} = \overline{OE}/V_{PP}$ = V_{IL}		45		55		70		90		120		150	ns
t _{CE} (2)	CE to Output Delay	$\overline{OE}/V_{PP} = V_{IL}$		45		55		70		90		120		150	ns
toe (2, 3)	OE/V _{PP} to Output Delay	CE = V _{IL}		20		25		30		35		35		40	ns
t _{DF} (4, 5)	OE/V _{PP} or CE High Output Float, which	to ever occurred first		20		20		25		25		30		35	ns
tOH	Output Hold from Address, CE or OE/ whichever occurred		7		7		7		0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

AC Waveforms for Read Operation (1)




Notes: 1. Timing measurement reference level is 1.5V for -45 and -55 devices. Input AC drive levels are $V_{IL} = 0.0V$ and $V_{IH} = 3.0V$. Timing measurement reference levels for all other speed grades are $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$. Input AC drive levels are $V_{IL} = 0.45V$ and $V_{IH} = 2.4V$.


- 2. $\overline{\text{OE}}/\text{V}_{\text{PP}}$ may be delayed up to tce toe after the falling edge of $\overline{\text{CE}}$ without impact on tce.
- 3. OE/V_{PP} may be delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC}.
- 4. This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.

Input Test Waveforms and Measurement Levels

For -45 and -55 devices only:


For -70, -90, -12, -15, and -20 devices:





 t_R , t_F < 20 ns (10% to 90%)

Output Test Load



Note: CL = 100 pF including jig capacitance, except for the -45 and -55 devices, where CL = 30 pF.

Pin Capacitance $(f = 1 \text{ MHz T} = 25^{\circ}\text{C})^{(1)}$


	Тур	Max	Units	Conditions
C _{IN}	4	6	pF	$V_{IN} = 0V$
Cout	8	12	pF	V _{OUT} = 0V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





Programming Waveforms



Notes: 1. The Input Timing Reference is 0.8V for V_{IL} and 2.0V for V_{IH} .

2. toE and tDFP are characteristics of the device but must be accommodated by the programmer.

DC Programming Characteristics

 T_A = 25 \pm 5°C, V_{CC} = 6.5 \pm 0.25V, $\overline{\text{OE}}/V_{PP}$ = 13.0 \pm 0.25V

		Test	Li		
Symbol	Parameter	Conditions	Min	Max	Units
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μА
VIL	Input Low Level		-0.6	8.0	V
VIH	Input High Level		2.0	V _{CC} + 1	V
VoL	Output Low Voltage	$I_{OL} = 2.1 \text{ mA}$		0.4	V
VoH	Output High Voltage	$I_{OH} = -400 \mu A$	2.4		V
I _{CC2}	V _{CC} Supply Current (Program and Verify)			25	mA
I _{PP2}	OE/V _{PP} Current	$\overline{CE} = V_{IL}$		25	mA
V_{ID}	A9 Product Identification Voltage		11.5	12.5	V

AC Programming Characteristics

 $T_A = 25 \pm 5$ °C, $V_{CC} = 6.5 \pm 0.25$ V, $\overline{OE}/V_{PP} = 13.0 \pm 0.25$ V

Sym-	Test	Liı	mits	Units
bol	Parameter Condtions* (1)	Min	Max	
tas	Address Setup Time	2		μS
toes	OE/V _{PP} Setup Time	2		μS
toeh	OE/V _{PP} Hold Time	2		μS
t _{DS}	Data Setup Time	2		μS
tah	Address Hold Time	0		μS
tDH	Data Hold Time	2		μS
t _{DFP}	CE High to Output Float Delay (2)	0	130	ns
tvcs	V _{CC} Setup Time	2		μS
tpw	CE Program Pulse Width (3)	95	105	μS
t _D V	Data Valid from CE (2)		1	μS
t _{VR}	OE/V _{PP} Recovery Time	2		μS
tprt	OE/V _{PP} Pulse Rise Time During Programming	50		ns

*AC Conditions of Test:

Input Rise and Fall Times (10% to 90%).................. 20 ns Input Timing Reference Level......0.8V to 2.0V Output Timing Reference Level..............0.8V to 2.0V


- Notes: 1. V_{CC} must be applied simultaneously or before OE/V_{PP} and removed simultaneously or after OE/V_{PP}.
 - 2. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram.
 - 3. Program Pulse width tolerance is $100 \, \mu sec \pm 5\%$.

Atmel's 27C512R Integrated **Product Identification Code**

		Pins								
Codes	A0	07	O6	O5	04	О3	O2	O1	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	1	0	1	0D

Rapid Programming Algorithm

A 100 us CE pulse width is used to program. The address is set to the first location. VCC is raised to 6.5V and OE/VPP is raised to 13.0V. Each address is first programmed with one 100 μ s \overline{CE} pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 µs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. OE/VPP is then lowered to V_{IL} and V_{CC} to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.







Ordering Information

tACC	Icc	(mA)	Ordering Code	Package	Operation Range
(ns)	Active	Standby			
45	20	0.1	AT27C512R-45JC AT27C512R-45PC AT27C512R-45RC AT27C512R-45TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)
	20	0.1	AT27C512R-45JI AT27C512R-45PI AT27C512R-45RI AT27C512R-45TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)
55	20	0.1	AT27C512R-55JC AT27C512R-55PC AT27C512R-55RC AT27C512R-55TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)
	20	0.1	AT27C512R-55JI AT27C512R-55PI AT27C512R-55RI AT27C512R-55TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)
70	20	0.1	AT27C512R-70JC AT27C512R-70PC AT27C512R-70RC AT27C512R-70TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)
	20	0.1	AT27C512R-70JI AT27C512R-70PI AT27C512R-70RI AT27C512R-70TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)
90	20	0.1	AT27C512R-90JC AT27C512R-90PC AT27C512R-90RC AT27C512R-90TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)
	20	0.1	AT27C512R-90JI AT27C512R-90PI AT27C512R-90RI AT27C512R-90TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)
120	20	0.1	AT27C512R-12JC AT27C512R-12PC AT27C512R-12RC AT27C512R-12TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)
	20	0.1	AT27C512R-12JI AT27C512R-12PI AT27C512R-12RI AT27C512R-12TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)
150	20	0.1	AT27C512R-15JC AT27C512R-15PC AT27C512R-15RC AT27C512R-15TC	32J 28P6 28R 28T	Commercial (0°C to 70°C)

(continued)

Ordering Information (Continued)

tacc (ns)	Icc (mA)		Oudoring Codo	Dookomo	Operation Bange
	Active	Standby	Ordering Code	Package	Operation Range
150	20	0.1	AT27C512R-15JI AT27C512R-15PI AT27C512R-15RI AT27C512R-15TI	32J 28P6 28R 28T	Industrial (-40°C to 85°C)

Package Type				
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)			
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)			
28R	28 Lead, 0.330" Wide, Plastic Gull Wing Small Outline (SOIC)			
28T	28 Lead, Thin Small Outline Package (TSOP)			

