### SN54ACT563, SN74ACT563 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SCAS550B - NOVEMBER 1995 - REVISED OCTOBER 2002

- 4.5-V to 5.5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 8.5 ns at 5 V
- Inputs Are TTL-Voltage Compatible
- 3-State Inverted Outputs Drive Bus Lines Directly
- Flow-Through Architecture to Optimize PCB Layout


### description/ordering information

The 'ACT563 devices are octal D-type transparent latches with 3-state outputs. When the latch-enable (LE) input is high, the  $\overline{\mathbb{Q}}$  outputs are set to the complements of the data (D) inputs. When LE is taken low, the  $\overline{\mathbb{Q}}$  outputs are latched at the inverse logic levels set up at the D inputs.


A buffered output-enable ( $\overline{OE}$ ) input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased high logic level provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

SN54ACT563 . . . J OR W PACKAGE SN74ACT563 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



SN54ACT563 . . . FK PACKAGE (TOP VIEW)



To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### ORDERING INFORMATION

TA	PACKAGE <sup>†</sup>		PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74ACT563N	SN74ACT563N		
	SOIC - DW	Tube	SN74ACT563DW	ACT563		
–40°C to 85°C	30IC - DW	Tape and reel	SN74ACT563DWR	AC1505		
-40 C to 65 C	SOP - NS	Tape and reel	SN74ACT563NSR	ACT563		
	SSOP – DB	Tape and reel	SN74ACT563DBR	AD563		
	TSSOP – PW	Tape and reel	SN74ACT563PWR	AD563		
CDIP – J Tu		Tube	SNJ54ACT5634J	SNJ54ACT563J		
–55°C to 125°C	CFP – W	Tube	SNJ54ACT563W	SNJ54ACT563W		
	LCCC – FK	Tube	SNJ54ACT563FK	SNJ54ACT563FK		

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCAS550B - NOVEMBER 1995 - REVISED OCTOBER 2002

# FUNCTION TABLE (each latch)

	INPUTS	OUTPUT	
Œ	LE	D	Q
L	Н	Н	L
L	Н	L	Н
L	L	Χ	$\overline{Q}_0$
Н	Χ	Χ	Z

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		$10.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Note 1)		. –0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )		±20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c)	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	·····	±50 mA
Continuous current through V <sub>CC</sub> or GND		±200 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2):	: DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCAS550B - NOVEMBER 1995 - REVISED OCTOBER 2002

### recommended operating conditions (see Note 3)

		SN54ACT563		3 SN74ACT563		UNIT
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	7	2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	Vcc	0	VCC	V
۷o	Output voltage	0,	Vcc	0	VCC	٧
ІОН	High-level output current	2	-24		-24	mA
l <sub>OL</sub>	Low-level output current	20	24		24	mA
Δt/Δν	Input transition rise or fall rate	Q	8		8	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54A	CT563	SN74ACT563		LINUT
PARAMETER		VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	Jan = 50 uA	4.5 V	4.4	4.49		4.4		4.4		
	$I_{OH} = -50 \mu\text{A}$	5.5 V	5.4	5.49		5.4		5.4		
Vou	lou = 24 mA	4.5 V	3.86			3.7		3.76		V
VOH	I <sub>OH</sub> = -24 mA	5.5 V	4.86			4.7		4.76		V
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85	4			
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V					7	3.85		
	L	4.5 V		0.001	0.1		0.1		0.1	V
	$I_{OL} = 50 \mu\text{A}$	5.5 V		0.001	0.1		0.1		0.1	
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	I <sub>OL</sub> = 24 mA	4.5 V			0.36	2	0.5		0.44	
VOL		5.5 V			0.36	<sup>7</sup> 0,	0.5		0.44	
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V				0	1.65			
	I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V							1.65	
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.25		±5		±2.5	μΑ
Ι <sub>Ι</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μΑ
Δl <sub>CC</sub> ‡	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		0.6			1.6		1.5	mA
C <sub>i</sub>	$V_I = V_{CC}$ or GND	5 V		4.5						pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 25°C		T <sub>A</sub> = 25°C SN54ACT563		SN74ACT563	
		MIN	MAX	MINO MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, LE high	3		5	3		ns
t <sub>su</sub>	Setup time, data before LE↓	4		4.5	4.5		ns
t <sub>h</sub>	Hold time, data after LE↓	0		1.5	0		ns



<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or VCC.

## SN54ACT563, SN74ACT563 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SCAS550B - NOVEMBER 1995 - REVISED OCTOBER 2002

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	T,	<b>Վ = 25°</b> C	;	SN54A	CT563	SN74A	CT563	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	D	Īα	3	7	11.5	1	14.5	2.5	12.5	ns
<sup>t</sup> PHL		b Q	3	6	10	1	12	2.5	11	115
<sup>t</sup> PLH	LE	LE Q	3	6.5	10.5	1	12.5	2.5	11.5	ns
<sup>t</sup> PHL			2.5	5.5	9.5	1,	11.5	2	10.5	115
<sup>t</sup> PZH	-		2.5	5.5	9	₽,	11.5	2	10	2
<sup>t</sup> PZL	ŌĒ	ā	2	5.5	8.5	O <sub>C</sub>	11	2	9.5	ns
<sup>t</sup> PHZ	ŌĒ	Īα	3.5	6.5	10.5	4 1	12	2.5	11.5	ns
t <sub>PLZ</sub>	OE .	y	2	4.5	8	1	9.5	1	8.5	115

### operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER			TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF,	f = 1 MHz	50	pF

**VOLTAGE WAVEFORMS** 

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

**VOLTAGE WAVEFORMS** 

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated