

## M5M44256AP, J, L-8, -10, -12

FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

## DESCRIPTION

This is a family of 262144-word by 4-bit dynamic RAMs, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of triple-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

In addition to the  $\overline{\text{RAS}}$ -only refresh mode, the hidden refresh mode and  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh mode are available.

## FEATURES


| Type name          | RAS access time<br>(max. ns) | CAS access time<br>(max. ns) | Address access time<br>(max. ns) | OE access time<br>(max. ns) | Cycle time<br>(min. ns) | Power dissipation<br>(typ. mW) |
|--------------------|------------------------------|------------------------------|----------------------------------|-----------------------------|-------------------------|--------------------------------|
| M5M44256AJ-8<br>L  | 80                           | 20                           | 40                               | 20                          | 160                     | 200                            |
| M5M44256AJ-10<br>L | 100                          | 25                           | 50                               | 25                          | 190                     | 175                            |
| M5M44256AJ-12<br>L | 120                          | 30                           | 60                               | 30                          | 220                     | 150                            |

- High performance CMOS technology
- Standard 20 pin DIP, 26 pin SOJ, 20 pin ZIP
- Single  $5\text{V} \pm 10\%$  supply
- Low standby power dissipation  
2.75mW (Max) ..... CMOS Input level
- Low operating power dissipation  
M5M44256AP, J, L-8 ..... 385mW (Max)  
M5M44256AP, J, L-10 ..... 330mW (Max)  
M5M44256AP, J, L-12 ..... 275mW (Max)
- All inputs, outputs TTL compatible and low capacitance
- Tri-state unlatched output
- 512 refresh cycles/8ms
- Early write mode and  $\overline{\text{OE}}$  control output buffer impedance
- Read-Modify-write,  $\overline{\text{RAS}}$ -only refresh, Fast-page mode capabilities
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh mode capability
- $\overline{\text{CAS}}$  controlled output allows hidden refresh
- Wide  $\overline{\text{RAS}}$  low pulse width for Fast page mode . 50 $\mu\text{s}$  max


## APPLICATION

Main memory unit for computers, Microcomputer memory,  
Refresh memory for CRT


## PIN CONFIGURATION (TOP VIEW)



## Outline 20P4Y (DIP)



## Outline 26P0J (SOJ)



## Outline 20P5L-A(ZIP)

NC: NO CONNECTION

**FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM**


**FUNCTION**

The M5M44256AP, J, L provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., fast page mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

**Table 1 Input conditions for each mode**

| Operation              | Inputs |     |                |                 |             |                | Input/Output |        | Refresh | Remark                   |
|------------------------|--------|-----|----------------|-----------------|-------------|----------------|--------------|--------|---------|--------------------------|
|                        | RAS    | CAS | $\overline{W}$ | $\overline{OE}$ | Row address | Column address | Input        | Output |         |                          |
| Read                   | ACT    | ACT | NAC            | ACT             | APD         | APD            | OPN          | VLD    | YES     | Fast page mode identical |
| Write (Early write)    | ACT    | ACT | ACT            | DNC             | APD         | APD            | VLD          | OPN    | YES     |                          |
| Read-Modify-write      | ACT    | ACT | ACT            | ACT             | APD         | APD            | VLD          | VLD    | YES     |                          |
| RAS-only refresh       | ACT    | NAC | DNC            | DNC             | APD         | DNC            | DNC          | OPN    | YES     |                          |
| Hidden refresh         | ACT    | ACT | DNC            | ACT             | APD         | DNC            | OPN          | VLD    | YES     |                          |
| CAS before RAS refresh | ACT    | ACT | DNC            | DNC             | DNC         | DNC            | DNC          | OPN    | YES     |                          |
| Standby                | NAC    | DNC | DNC            | DNC             | DNC         | DNC            | DNC          | OPN    | NO      |                          |

Note . ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, APD: applied, OPN: open



**FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM**

**ABSOLUTE MAXIMUM RATINGS**

| Symbol    | Parameter             | Conditions               | Ratings   | Unit             |
|-----------|-----------------------|--------------------------|-----------|------------------|
| $V_{CC}$  | Supply voltage        | With respect to $V_{SS}$ | -1 ~ 7    | V                |
| $V_I$     | Input voltage         |                          | -1 ~ 7    | V                |
| $V_O$     | Output voltage        |                          | -1 ~ 7    | V                |
| $I_O$     | Output current        |                          | 50        | mA               |
| $P_d$     | Power dissipation     | $T_a = 25^\circ\text{C}$ | 1000      | mW               |
| $T_{opr}$ | Operating temperature |                          | 0 ~ 70    | $^\circ\text{C}$ |
| $T_{stg}$ | Storage temperature   |                          | -65 ~ 150 | $^\circ\text{C}$ |

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted) (Note 1)

| Symbol   | Parameter                            | Limits |     |     | Unit |
|----------|--------------------------------------|--------|-----|-----|------|
|          |                                      | Min    | Nom | Max |      |
| $V_{CC}$ | Supply voltage                       | 4.5    | 5   | 5.5 | V    |
| $V_{SS}$ | Supply voltage                       | 0      | 0   | 0   | V    |
| $V_{IH}$ | High-level input voltage, all inputs | 2.4    |     | 6.5 | V    |
| $V_{IL}$ | Low-level input voltage, all inputs  | -1.0   |     | 0.8 | V    |

Note 1: All voltage values are with respect to  $V_{SS}$ .

**ELECTRICAL CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted) (Note 2)

| Symbol        | Parameter                                                                                             | Test conditions                                                                   | Limits |     |          | Unit          |
|---------------|-------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|--------|-----|----------|---------------|
|               |                                                                                                       |                                                                                   | Min    | Typ | Max      |               |
| $V_{OH}$      | High-level output voltage                                                                             | $I_{OH} = -5\text{mA}$                                                            | 2.4    |     | $V_{CC}$ | V             |
| $V_{OL}$      | Low-level output voltage                                                                              | $I_{OL} = 4.2\text{mA}$                                                           | 0      |     | 0.4      | V             |
| $I_{OZ}$      | Off-state output current                                                                              | Q floating $0V \leq V_{OUT} \leq 5.5V$                                            | -10    |     | 10       | $\mu\text{A}$ |
| $I_I$         | Input current                                                                                         | $0V \leq V_{IN} \leq 6.5V$ Other inputs pins = 0V                                 | -10    |     | 10       | $\mu\text{A}$ |
| $I_{CC1(AV)}$ | Average supply current from $V_{CC}$ , operating (Note 3, 4)                                          | $\overline{RAS}$ , $\overline{CAS}$ cycling                                       |        |     | 70       | mA            |
|               |                                                                                                       | $t_{RC} = t_{WC} = \text{min}$ , output open                                      |        |     | 60       |               |
|               |                                                                                                       |                                                                                   |        |     | 50       |               |
| $I_{CC2}$     | Supply current from $V_{CC}$ , standby                                                                | $\overline{RAS} = \overline{CAS} = V_{IH}$ , output open                          |        |     | 2        | mA            |
|               |                                                                                                       | $\overline{RAS} = \overline{CAS} = \overline{OE} \geq V_{CC} - 0.5$ , output open |        |     | 0.5      |               |
| $I_{CC3(AV)}$ | Average supply current from $V_{CC}$ , refreshing (Note 3)                                            | $\overline{RAS}$ cycling, $\overline{CAS} = V_{IH}$                               |        |     | 70       | mA            |
|               |                                                                                                       | $t_{RC} = \text{min}$ , output open                                               |        |     | 60       |               |
|               |                                                                                                       |                                                                                   |        |     | 50       |               |
| $I_{CC4(AV)}$ | Average supply current from $V_{CC}$ , Fast-Page-Mode (Note 3, 4)                                     | $\overline{RAS} = V_{IL}$ , $\overline{CAS}$ cycling                              |        |     | 60       | mA            |
|               |                                                                                                       | $t_{PC} = \text{min}$ , output open                                               |        |     | 50       |               |
|               |                                                                                                       |                                                                                   |        |     | 40       |               |
| $I_{CC6(AV)}$ | Average supply current from $V_{CC}$ , $\overline{CAS}$ before $\overline{RAS}$ refresh mode (Note 3) | $\overline{CAS}$ before $\overline{RAS}$ refresh cycling                          |        |     | 70       | mA            |
|               |                                                                                                       | $t_{RC} = \text{min}$ , output open                                               |        |     | 60       |               |
|               |                                                                                                       |                                                                                   |        |     | 50       |               |

Note 2: Current flowing into an IC is positive, out is negative.

3:  $I_{CC1(AV)}$ ,  $I_{CC3(AV)}$  and  $I_{CC4(AV)}$  are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4:  $I_{CC1(AV)}$  and  $I_{CC4(AV)}$  are dependent on output loading. Specified values are obtained with the output open.

**CAPACITANCE** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted)

| Symbol                  | Parameter                                  | Test conditions                                               | Limits |     |     | Unit |
|-------------------------|--------------------------------------------|---------------------------------------------------------------|--------|-----|-----|------|
|                         |                                            |                                                               | Min    | Typ | Max |      |
| $C_{I(A)}$              | Input capacitance, address inputs (Note 4) | $V_I = V_{SS}$<br>$f = 1\text{MHz}$<br>$V_I = 25\text{mVrms}$ |        |     | 5   | pF   |
| $C_{I(\overline{OE})}$  | Input capacitance, $\overline{OE}$ input   |                                                               |        |     | 7   | pF   |
| $C_{I(\overline{W})}$   | Input capacitance, write control input     |                                                               |        |     | 7   | pF   |
| $C_{I(\overline{RAS})}$ | Input capacitance, $\overline{RAS}$ input  |                                                               |        |     | 7   | pF   |
| $C_{I(\overline{CAS})}$ | Input capacitance, $\overline{CAS}$ input  |                                                               |        |     | 7   | pF   |
| $C_{I/O}$               | Input/Output capacitance, data ports       |                                                               |        |     | 7   | pF   |

Note 4:  $C_{I(A)}$  of ZIP is 6pF (max).



**FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM**

**SWITCHING CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted) (Note 5)

| Symbol               | Parameter                                                    | Limits      |     |              |     |              |     | Unit |
|----------------------|--------------------------------------------------------------|-------------|-----|--------------|-----|--------------|-----|------|
|                      |                                                              | M5M44256A-8 |     | M5M44256A-10 |     | M5M44256A-12 |     |      |
|                      |                                                              | Min         | Max | Min          | Max | Min          | Max |      |
| t <sub>CAC</sub>     | Access time from $\overline{CAS}$ (Note 6, 7)                |             | 20  |              | 25  |              | 30  | ns   |
| t <sub>RAC</sub>     | Access time from $\overline{RAS}$ (Note 6, 8)                |             | 80  |              | 100 |              | 120 | ns   |
| t <sub>CAA</sub>     | Column Address access time (Note 6, 9)                       |             | 40  |              | 50  |              | 60  | ns   |
| t <sub>CPA</sub>     | Access time from $\overline{CAS}$ precharge (Note 6, 10)     |             | 45  |              | 55  |              | 65  | ns   |
| t <sub>OE</sub>      | Access time from $\overline{OE}$ (Note 6)                    |             | 20  |              | 25  |              | 35  | ns   |
| t <sub>CLZ</sub>     | Output low impedance time from $\overline{CAS}$ low (Note 6) | 5           |     | 5            |     | 5            |     | ns   |
| t <sub>OFF</sub>     | Output disable time after $\overline{CAS}$ high (Note 11)    | 0           | 20  | 0            | 25  | 0            | 30  | ns   |
| t <sub>dis(OE)</sub> | Output disable time after $\overline{OE}$ high (Note 11)     | 0           | 20  | 0            | 25  | 0            | 30  | ns   |

- Note 5: An initial pause of 500 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  or  $\overline{RAS}/\overline{CAS}$  cycles before proper device operation is achieved.  
 Note that  $\overline{RAS}$  may be cycled during the initial pause. And any 8  $\overline{RAS}$  or  $\overline{RAS}/\overline{CAS}$  cycles are required after prolonged periods of  $\overline{RAS}$  inactivity before proper device operation is achieved.
- 6: Measured with a load circuit equivalent to 2TTL loads and 100pF.
- 7: Assume that  $t_{RCD(max)} \leq t_{RCD}$  and  $t_{RAD(max)} \geq t_{RAD}$ .
- 8: Assume that  $t_{RCD} \leq t_{RCD(max)}$  and  $t_{RAD} \leq t_{RAD(max)}$ .
- 9: Assume that  $t_{RCD} - t_{RAD} \leq t_{CAA(max)} - t_{CAC(max)}$  and  $t_{RCD} \geq t_{RCD(max)}$ .
- 10: Assume that  $t_{CP} \leq t_{CP(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$ .
- 11:  $t_{OFF(max)}$  and  $t_{dis(OE)(max)}$  define the time at which the output achieves the high impedance state ( $I_{OUT} \leq \pm 10\mu A$ ) and are not reference to  $V_{OH(min)}$  or  $V_{OL(max)}$ .

**TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast Page Cycles)**

( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted, See notes 12, 13)

| Symbol           | Parameter                                          | Limits      |     |              |     |              |     | Unit |
|------------------|----------------------------------------------------|-------------|-----|--------------|-----|--------------|-----|------|
|                  |                                                    | M5M44256A-8 |     | M5M44256A-10 |     | M5M44256A-12 |     |      |
|                  |                                                    | Min         | Max | Min          | Max | Min          | Max |      |
| t <sub>REF</sub> | Refresh cycle time                                 |             | 8   |              | 8   |              | 8   | ms   |
| t <sub>RP</sub>  | RAS high pulse width                               | 70          |     | 80           |     | 90           |     | ns   |
| t <sub>RCD</sub> | Delay time, RAS low to CAS low (Note 14)           | 25          | 60  | 25           | 75  | 25           | 90  | ns   |
| t <sub>CRP</sub> | Delay time, CAS high to RAS low (Note 15)          | 10          |     | 10           |     | 10           |     | ns   |
| t <sub>CPN</sub> | CAS high pulse width (Note 16)                     | 35          |     | 35           |     | 35           |     | ns   |
| t <sub>RAD</sub> | Column address delay time from RAS low (Note 17)   | 20          | 40  | 20           | 50  | 20           | 60  | ns   |
| t <sub>ASR</sub> | Row address setup time before RAS low              | 0           |     | 0            |     | 0            |     | ns   |
| t <sub>ASC</sub> | Column address setup time before CAS low (Note 18) | 0           | 15  | 0            | 20  | 0            | 25  | ns   |
| t <sub>RAH</sub> | Row address hold time after RAS low                | 15          |     | 15           |     | 15           |     | ns   |
| t <sub>CAH</sub> | Column address hold time after CAS low or W low    | 20          |     | 20           |     | 20           |     | ns   |
| t <sub>T</sub>   | Transition time (Note 19)                          | 3           | 50  | 3            | 50  | 3            | 50  | ns   |

- Note 12: The timing requirements are assumed  $t_T = 5ns$ .
- 13:  $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals.
- 14:  $t_{RCD(max)}$  is specified as a reference point only. If  $t_{RCD}$  is less than  $t_{RCD(max)}$ , access time is  $t_{RAC}$ . If  $t_{RCD}$  is greater than  $t_{RCD(max)}$ , access time is defined as  $t_{CAC}$  and  $t_{CAA}$  as shown in notes 7, 9.
- 15:  $t_{CRP}$  requirement is applicable for all  $\overline{RAS}/\overline{CAS}$  cycles.
- 16:  $t_{CPN(min)}$  is specified as  $t_{CPN(min)} = t_{RCD(min)} + t_{CRP(min)}$  except for  $t_{CP}$  of fast page mode cycle.
- 17:  $t_{RAD(max)}$  is specified as a reference point only. If  $t_{RAD} \geq t_{RAD(max)}$ , access time is assumed by  $t_{CAA}$  for read cycle.
- 18:  $t_{ASC(max)}$  is specified as a reference point only of address access time.
- 19:  $t_T$  is measured between  $V_{IH(min)}$  and  $V_{IL(max)}$ .

# M5M44256AP, J, L-8, -10, -12

## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

### Read and Refresh Cycles

| Symbol               | Parameter                               | Limits      |       |              |       |              |       | Unit |
|----------------------|-----------------------------------------|-------------|-------|--------------|-------|--------------|-------|------|
|                      |                                         | M5M44256A-8 |       | M5M44256A-10 |       | M5M44256A-12 |       |      |
|                      |                                         | Min         | Max   | Min          | Max   | Min          | Max   |      |
| t <sub>RC</sub>      | Read cycle time                         | 160         |       | 190          |       | 220          |       | ns   |
| t <sub>RAS</sub>     | RAS low pulse width                     | 80          | 10000 | 100          | 10000 | 120          | 10000 | ns   |
| t <sub>CAS</sub>     | CAS low pulse width                     | 20          | 10000 | 25           | 10000 | 30           | 10000 | ns   |
| t <sub>CSH</sub>     | CAS hold time after RAS low             | 80          |       | 100          |       | 120          |       | ns   |
| t <sub>RSH</sub>     | RAS hold time after CAS low             | 20          |       | 25           |       | 30           |       | ns   |
| t <sub>RCS</sub>     | Read Setup time before CAS low          | 0           |       | 0            |       | 0            |       | ns   |
| t <sub>RCH</sub>     | Read hold time after CAS high (Note 20) | 0           |       | 0            |       | 0            |       | ns   |
| t <sub>RRH</sub>     | Read hold time after RAS high (Note 20) | 10          |       | 10           |       | 10           |       | ns   |
| t <sub>RAL</sub>     | Column address to RAS setup time        | 40          |       | 50           |       | 60           |       | ns   |
| t <sub>RPC</sub>     | Precharge to CAS active time            | 0           |       | 0            |       | 0            |       | ns   |
| t <sub>h(CLOE)</sub> | OE hold time after CAS low              | 20          |       | 25           |       | 30           |       | ns   |
| t <sub>h(RLOE)</sub> | OE hold time after RAS low              | 80          |       | 100          |       | 120          |       | ns   |
| t <sub>DOEL</sub>    | Delay time, Data to OE low              | 0           |       | 0            |       | 0            |       | ns   |
| t <sub>OEHD</sub>    | Delay time, OE high to Data             | 15          |       | 20           |       | 25           |       | ns   |
| t <sub>h(OECH)</sub> | CAS hold time after OE low              | 20          |       | 25           |       | 30           |       | ns   |
| t <sub>h(OERH)</sub> | RAS hold time after OE low              | 20          |       | 25           |       | 30           |       | ns   |

Note 20: Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.

### Write Cycle (Early Write and Delayed Write)

| Symbol               | Parameter                                 | Limits      |       |              |       |              |       | Unit |
|----------------------|-------------------------------------------|-------------|-------|--------------|-------|--------------|-------|------|
|                      |                                           | M5M44256A-8 |       | M5M44256A-10 |       | M5M44256A-12 |       |      |
|                      |                                           | Min         | Max   | Min          | Max   | Min          | Max   |      |
| t <sub>WC</sub>      | Write cycle time                          | 160         |       | 190          |       | 220          |       | ns   |
| t <sub>RAS</sub>     | RAS low pulse width                       | 80          | 10000 | 100          | 10000 | 120          | 10000 | ns   |
| t <sub>CAS</sub>     | CAS low pulse width                       | 20          | 10000 | 25           | 10000 | 30           | 10000 | ns   |
| t <sub>CSH</sub>     | CAS hold time after RAS low               | 80          |       | 100          |       | 120          |       | ns   |
| t <sub>RSH</sub>     | RAS hold time after CAS low               | 20          |       | 25           |       | 30           |       | ns   |
| t <sub>WCS</sub>     | Write setup time before CAS low (Note 22) | 0           |       | 0            |       | 0            |       | ns   |
| t <sub>WCH</sub>     | Write hold time after CAS low             | 15          |       | 20           |       | 25           |       | ns   |
| t <sub>CWL</sub>     | CAS hold time after write low             | 20          |       | 25           |       | 30           |       | ns   |
| t <sub>RWL</sub>     | RAS hold time after write low             | 20          |       | 25           |       | 30           |       | ns   |
| t <sub>WP</sub>      | Write pulse width                         | 15          |       | 20           |       | 25           |       | ns   |
| t <sub>DS</sub>      | Data setup time                           | 0           |       | 0            |       | 0            |       | ns   |
| t <sub>DH</sub>      | Data hold time after CAS low              | 15          |       | 20           |       | 25           |       | ns   |
| t <sub>OEHD</sub>    | Delay time, OE high to data               | 15          |       | 20           |       | 25           |       | ns   |
| t <sub>h</sub> (WOE) | OE hold time after write low              | 15          |       | 20           |       | 25           |       | ns   |

# M5M44256AP, J, L-8, -10, -12

## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

### Read-Write and Read-Modify-Write Cycles

| Symbol               | Parameter                                         | Limits      |       |              |       |              |       | Unit |
|----------------------|---------------------------------------------------|-------------|-------|--------------|-------|--------------|-------|------|
|                      |                                                   | M5M44256A-8 |       | M5M44256A-10 |       | M5M44256A-12 |       |      |
|                      |                                                   | Min         | Max   | Min          | Max   | Min          | Max   |      |
| t <sub>RWC</sub>     | Read write/read modify write cycle time (Note 21) | 205         |       | 245          |       | 285          |       | ns   |
| t <sub>RAS</sub>     | RAS low pulse width                               | 125         | 10000 | 155          | 10000 | 185          | 10000 | ns   |
| t <sub>CAS</sub>     | CAS low pulse width                               | 65          | 10000 | 80           | 10000 | 95           | 10000 | ns   |
| t <sub>CSH</sub>     | CAS hold time after RAS low                       | 125         |       | 155          |       | 185          |       | ns   |
| t <sub>RSH</sub>     | RAS hold time after CAS low                       | 65          |       | 80           |       | 95           |       | ns   |
| t <sub>RCS</sub>     | Read setup time before CAS low                    | 0           |       | 0            |       | 0            |       | ns   |
| t <sub>CWD</sub>     | Delay time, CAS low to write low (Note 22)        | 40          |       | 50           |       | 60           |       | ns   |
| t <sub>RWD</sub>     | Delay time, RAS low to write low (Note 22)        | 100         |       | 125          |       | 150          |       | ns   |
| t <sub>CWL</sub>     | CAS hold time after write low                     | 20          |       | 25           |       | 30           |       | ns   |
| t <sub>RWL</sub>     | RAS hold time after write low                     | 20          |       | 25           |       | 30           |       | ns   |
| t <sub>WP</sub>      | Write pulse width                                 | 15          |       | 20           |       | 25           |       | ns   |
| t <sub>DS</sub>      | Data setup time                                   | 0           |       | 0            |       | 0            |       | ns   |
| t <sub>DH</sub>      | Data hold time after write low                    | 15          |       | 20           |       | 25           |       | ns   |
| t <sub>AWD</sub>     | Delay time, address to write low (Note 22)        | 60          |       | 75           |       | 90           |       | ns   |
| t <sub>h(CLOE)</sub> | OE hold time after CAS low                        | 20          |       | 25           |       | 30           |       | ns   |
| t <sub>h(RLOE)</sub> | OE hold time after RAS low                        | 80          |       | 100          |       | 120          |       | ns   |
| t <sub>DOEL</sub>    | Delay time, Data to OE low                        | 0           |       | 0            |       | 0            |       | ns   |
| t <sub>OEHD</sub>    | Delay time, OE high to Data                       | 15          |       | 20           |       | 25           |       | ns   |
| t <sub>h(WOE)</sub>  | OE hold time after write low                      | 15          |       | 20           |       | 25           |       | ns   |

Note 21:  $t_{RWC}$  is specified as  $t_{RWC}(\min) = t_{RAC}(\max) + t_{OEHD}(\min) + t_{RWL}(\min) + t_{RP}(\min) + 4t_r$ .

22:  $t_{WCS}$ ,  $t_{CWD}$ ,  $t_{RWD}$  and  $t_{AWD}$  are specified as reference points only. If  $t_{WCS} \geq t_{WCS}(\min)$  the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the DQ (at access time and until  $\overline{CAS}$  or  $\overline{OE}$  goes back to  $V_{IH}$ ) is indeterminate.

### Fast-Page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycle)

| Symbol            | Parameter                                 | Limits      |       |              |       |              |       | Unit |
|-------------------|-------------------------------------------|-------------|-------|--------------|-------|--------------|-------|------|
|                   |                                           | M5M44256A-8 |       | M5M44256A-10 |       | M5M44256A-12 |       |      |
|                   |                                           | Min         | Max   | Min          | Max   | Min          | Max   |      |
| t <sub>PC</sub>   | Read, Write cycle time                    | 50          |       | 60           |       | 70           |       | ns   |
| t <sub>RWPC</sub> | Read write/read modify write cycle time   | 100         |       | 115          |       | 135          |       | ns   |
| t <sub>RAS</sub>  | RAS low pulse width for Read, write cycle | 135         | 50000 | 160          | 50000 | 190          | 50000 | ns   |
| t <sub>CAS</sub>  | CAS low pulse width for read cycle        | 20          | 10000 | 25           | 10000 | 30           | 10000 | ns   |
| t <sub>CP</sub>   | CAS high pulse width (Note 23)            | 10          | 25    | 10           | 25    | 15           | 30    | ns   |
| t <sub>RSH</sub>  | RAS hold time after CAS low               | 20          |       | 25           |       | 30           |       | ns   |

Note 23:  $t_{CP}(\max)$  is specified as a reference point only. If  $t_{CP}(\max) \leq t_{CP}$ , access time is assumed by  $t_{CAC}$ .

### $\overline{CAS}$ before $\overline{RAS}$ Refresh Cycle (Note 24)


| Symbol           | Parameter                                 | Limits      |     |              |     |              |     | Unit |
|------------------|-------------------------------------------|-------------|-----|--------------|-----|--------------|-----|------|
|                  |                                           | M5M44256A-8 |     | M5M44256A-10 |     | M5M44256A-12 |     |      |
|                  |                                           | Min         | Max | Min          | Max | Min          | Max |      |
| t <sub>CSR</sub> | CAS setup time for CAS before RAS refresh | 10          |     | 10           |     | 10           |     | ns   |
| t <sub>CHR</sub> | CAS hold time for CAS before RAS refresh  | 15          |     | 20           |     | 25           |     | ns   |
| t <sub>RPC</sub> | Precharge to CAS active time              | 0           |     | 0            |     | 0            |     | ns   |

Note 24: Eight or more  $\overline{CAS}$  before  $\overline{RAS}$  cycles are necessary for proper operation of  $\overline{CAS}$  before  $\overline{RAS}$  refresh mode.

**FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM**

**Timing Diagrams** (Note 25)

**Read Cycle**



Note 25




Indicates the don't care input.


# M5M44256AP, J, L-8, -10, -12

## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

### Write Cycle (Early write)






**M5M44256AP, J, L-8, -10, -12****FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM****Write Cycle (Delayed Write)**


**FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM**

**Read-Write, Read-Modify-Write Cycle**




**FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM**

**RAS-only Refresh Cycle**



**FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM**


**Hidden Refresh Cycle**



# M5M44256AP, J, L-8, -10, -12


**FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM**

**CAS before RAS Refresh Cycle**



**FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM**


**Fast Page Mode Read Cycle**



# M5M44256AP, J, L-8, -10, -12

## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

### Fast Page Mode Write Cycle (Early Write)



**FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM**

**Fast Page Mode Read-Write, Read-Modify-Write Cycle**

