

INTERNATIONAL RECTIFIER

AVALANCHE ENERGY AND dv/dt RATED

HEXFET[®] TRANSISTORS IRHF7230


IRHF8230

2N7262

JANSR2N7262

JANSH2N7262

N-CHANNEL



MEGA RAD HARD

200 Volt, 0.40Ω, MEGA RAD HARD HEXFET

International Rectifier's MEGA RAD HARD Technology HEXFETs demonstrate excellent threshold voltage stability and breakdown voltage stability at total radiation doses as high as 1×10^6 Rads (Si). Under **identical** pre and post radiation test conditions, International Rectifier's RAD HARD HEXFETs retain **identical** electrical specifications up to 1×10^5 Rads (Si) total dose. At 1×10^6 Rads (Si) total dose, under the same pre-dose test conditions, only minor shifts in the electrical specifications are observed and are so specified in table 1. No compensation in gate drive circuitry required! In addition, these devices are capable of surviving transient ionization pulses as high as 1×10^{12} Rads (Si)/Sec, and return to normal operation within a few microseconds. Single Event Effect (SEE) testing of International Rectifier RAD HARD HEXFETs has demonstrated virtual immunity to SEE failure. Since the MEGA RAD process utilizes International Rectifier's patented HEXFET technology, the user can expect the highest quality and reliability in the industry.

RAD HARD HEXFET transistors also feature all of the well established advantages of MOSFETs such as voltage control, very fast switching, ease of paralleling, and temperature stability of the electrical parameters.

They are well suited for applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers, and high energy pulse circuits in space and weapons environments.



Product Summary

Part Number	BV _{DSS}	R _{DS(on)}	I _D
IRHF7230	200V	0.40Ω	5.5A
IRHF8230	200V	0.40Ω	5.5A

FEATURES:

- Radiation Hardened up to 1×10^6 Rads (Si)
- Single Event Burnout (SEB) Hardened
- Single Event Gate Rupture (SEGR) Hardened
- Gamma Dot (Flash X-Ray) Hardened
- Neutron Tolerant
- Identical Pre and Post Electrical Test Conditions
- Avalanche Energy Rating
- Dynamic dv/dt Rating
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed

CASE STYLE AND DIMENSIONS



Conforms to JEDEC Outline TO-205AF (TO-39)
Dimensions in Millimeters and (Inches)

Absolute Maximum Ratings ①

Parameter	IRHF7230, IRHF8230	Units
I_D @ $V_{GS} = 12V$, $T_C = 25^\circ C$	Continuous Drain Current	5.5
I_D @ $V_{GS} = 12V$, $T_C = 100^\circ C$	Continuous Drain Current	3.5
I_{DM}	Pulsed Drain Current ②	22
P_D @ $T_C = 25^\circ C$	Max. Power Dissipation	25
	Linear Derating Factor	0.20
V_{GS}	Gate-to-Source Voltage	± 20
E_{AS}	Single Pulse Avalanche Energy ③	240 (See Fig. 29)
dV/dt	Peak Diode Recovery dV/dt ④	5.0 (See Fig. 30)
T_J	Operating Junction	-55 to 150
T_{STG}	Storage Temperature Range	
	Lead Temperature	
	Weight	
		300 (0.063 in. (1.6mm) from case for 10s)
		0.98 (typical)
		g

Electrical Characteristics @ $T_J = 25^\circ C$ (Unless Otherwise Specified) ①

Parameter	Min.	Typ.	Max.	Units	Test Conditions ①①
BV_{DSS}	Drain-to-Source Breakdown Voltage	200	—	V	$V_{GS} = 0V$, $I_D = 1.0$ mA
$\Delta BV_{DSS}/\Delta T_J$	Temperature Coefficient of Breakdown Voltage	—	0.25	$V/^\circ C$	Reference to $25^\circ C$, $I_D = 1.0$ mA
$R_{DS(on)}$	Static Drain-to-Source On-State Resistance	—	—	Ω	$V_{GS} = 12V$, $I_D = 3.5A$
		—	0.49		$V_{GS} = 12V$, $I_D = 5.5A$ ⑤
$V_{GS(th)}$	Gate Threshold Voltage	2.0	—	V	$V_{DS} = V_{GS}$, $I_D = 1.0$ mA
g_{fs}	Forward Transconductance	2.5	—	S (U)	$V_{DS} \geq 15V$, $I_{DS} = 3.5A$ ⑤
I_{DSS}	Zero Gate Voltage Drain Current	—	—	μA	$V_{DS} = 0.8 \times \text{Max. Rating}$, $V_{GS} = 0V$
		—	250		$V_{DS} = 0.8 \times \text{Max. Rating}$
I_{GSS}	Gate-to-Source Leakage Forward	—	—	nA	$V_{GS} = 20V$
I_{GSS}	Gate-to-Source Leakage Reverse	—	—	nA	$V_{GS} = -20V$
Q_g	Total Gate Charge	—	—	nC	$V_{GS} = 12V$, $I_D = 5.5A$
Q_{gs}	Gate-to-Source Charge	—	—	nC	$V_{DS} = \text{Max. Rating} \times 0.5$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	nC	See Fig. 23 and 31
$t_{d(on)}$	Turn-On Delay Time	—	—	ns	$V_{DD} = 100V$, $I_D = 5.5A$, $R_G = 7.5\Omega$
t_r	Rise Time	—	—	ns	See Fig. 28
$t_{d(off)}$	Turn-Off Delay Time	—	—	ns	
t_f	Fall Time	—	—	ns	
L_D	Internal Drain Inductance	—	5.0	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.
L_S	Internal Source Inductance	—	15	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.
C_{iss}	Input Capacitance	—	1100	pF	$V_{GS} = 0V$, $V_{DS} = 25V$
C_{oss}	Output Capacitance	—	250	pF	$f = 1.0$ MHz
C_{rss}	Reverse Transfer Capacitance	—	55	pF	See Fig. 22

Source-Drain Diode Ratings and Characteristics ①

Parameter	Min.	Typ.	Max.	Units	Test Conditions ①①
I_S	Continuous Source Current (Body Diode)	—	—	A	Modified MOSFET symbol showing the integral Reverse p-n junction rectifier.
I_{SM}	Pulse Source Current (Body Diode) ②	—	—	A	
V_{SD}	Diode Forward Voltage	—	—	V	$T_J = 25^\circ C$, $I_S = 5.5A$, $V_{GS} = 0V$ ⑤
t_{rr}	Reverse Recovery Time	—	—	ns	$T_J = 25^\circ C$, $I_F = 5.5A$, $dI/dt \leq 100 A/\mu s$ ⑤
Q_{RR}	Reverse Recovery Charge	—	—	μC	$V_{DD} \leq 50V$
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.			

Thermal Resistance

R_{thJC}	Junction-to-Case	—	—	5.0	K/W ⑥
R_{thJA}	Junction-to-Ambient	—	—	175	Typical socket mount

Radiation Performance of Mega Rad Hard HEXFET's

International Rectifier Radiation Hardened HEXFETs are tested to verify their hardness capability. The hardness assurance program at International Rectifier uses two radiation environments.

Every manufacturing lot is tested in a low dose rate (total dose) environment per MIL-STD-750, test method 1019. International Rectifier has imposed a standard gate voltage of 12 volts per note 7 and figure 8a and a V_{DSS} bias condition equal to 80% of the device rated voltage per note 8 and figure 8b. Pre and Post radiation limits of the devices irradiated to 1×10^5 Rads (Si) are identical and are presented in table 1, column 1, IRHF7230. Device performance limits at a post radiation level of 1×10^6 Rads (Si) are presented in Table 1, column 2, IRHF8230. The values in Table 1 will be met for either of the two low dose rate test circuits that are used. Typical delta curves showing radiation response appear in Figures 1 through 5. Typical post radiation curves appear in Figures 10 through 17.

Both pre and post radiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison. It should be noted that at a radiation level of 1×10^5 Rads (Si), no change in limits are specified in DC parameters. At a radiation level of 1×10^6 Rads (Si), leakage remains low and the device is usable with no change in drive circuitry required.

High dose rate testing may be done on a special request basis, using a dose rate up to 1×10^{12} Rads (Si)/Sec. Photocurrent and transient voltage waveforms are shown in Figure 7, and the recommended test circuit to be used is shown in figure 9.

International Rectifier radiation hardened HEXFETs have been characterized in Neutron and heavy ion Single Event Effects (SEE) environments. The effects on bulk silicon of the type used by International Rectifier on RAD HARD HEXFETs are shown in figure 6. Single Event Effects characterization is shown in Table 3.

Table 1. Low Dose Rate ⑦ ⑧

Parameter	IRHF7230		IRHF8230		Units	Test Conditions ⑪
	100K Rads (Si)	1000K Rads (Si)	min.	max.		
BV_{DSS} Drain-to-Source Breakdown Voltage	200	—	200	—	V	$V_{GS} = 0V, I_D = 1.0 \text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage ⑤	2.0	4.0	1.25	4.5	V	$V_{GS} = V_{DS}, I_D = 1.0 \text{ mA}$
I_{GSS} Gate-to-source Leakage Forward	—	100	—	100	nA	$V_{GS} = +20V$
I_{GSS} Gate-to-Source Leakage Reverse	—	-100	—	-100	nA	$V_{GS} = -20V$
I_{DSS} Zero Gate Voltage Drain Current	—	25	—	25	μA	$V_{DS} = 0.8 \times \text{Max Rating}, V_{GS} = 0$
$R_{DS(on)}$ Static Drain-to-Source On-State Resistance One	—	0.40	—	0.53	Ω	$V_{GS} = 12V, I_D = 3.5A$
V_{SD} Diode Forward Voltage ⑤	—	1.4	—	1.4	V	$T_C = 25^\circ C, I_S = 5.5A, V_{GS} = 0V$

Table 2. High Dose Rate ⑨

Parameter	10 ¹¹ Rads (Si)/sec			10 ¹² Rads (Si)/sec			Units	Test Conditions
	Min.	Typ.	Max.	Min.	Typ.	Max.		
V_{DSS} Drain-to-Source Voltage	—	—	160	—	—	160	V	Applied drain-to-source voltage during gamma-dot
I_{pp}	—	20	—	—	20	—	A	Peak radiation induced photo-current
dI/dt	—	—	160	—	—	8.0	A/ μ sec	Rate of rise of photo-current
L_1	1.0	—	—	20	—	—	μH	Circuit inductance required to limit dI/dt

Table 3. Single Event Effects

Parameter	Typ	Units	Ion	LET (Si) (MeV/mg/cm ²)	Range (μm)	V_{DS} Bias (V)	V_{GS} Bias (V)
V_{DS} ⑩	200	V	Ni	28	-41	200	-5

① See Figures 18 through 31 for pre-radiation curves.

② Repetitive Rating; Pulse width limited by maximum junction temperature (see figure 26) Refer to Current HEXFET reliability report

③ @ $V_{DD} = 25V$, Starting $T_J = 25^\circ C$, $L \geq 11 \text{ mH}$, $R_G = 25\Omega$, Peak $I_L = 5.5A$

④ $I_{SD} \leq 5.5A$, $dI/dt \leq 120 \text{ A}/\mu s$, $V_{DD} \leq BV_{DSS}$, $T_J \leq 150^\circ C$
Suggested $R_G = 75\Omega$

⑤ Pulse width $\leq 300 \mu s$; Duty Cycle $\leq 2\%$

⑥ $K/W = ^\circ C/W$
 $K/W = W/^\circ C$

⑦ Total Dose Irradiation with V_{GS} Bias.
+12 volt V_{GS} applied and $V_{DS} = 0$ during irradiation per MIL-STD-750, method 1019. (See figure 8a)

⑧ Total Dose Irradiation with V_{DS} Bias.
 $V_{DS} = 0.8$ rated BV_{DSS} (pre-radiation) applied and $V_{GS} = 0$ during irradiation per MIL-STD-750, method 1019. (See figure 8b)

⑨ This test is performed using a flash x-ray source operated in the e-beam mode (energy $\sim 2.5 \text{ MeV}$), 30 nsec pulse. See figure 9.

⑩ Study sponsored by NASA. Evaluation performed at Brookhaven National Labs.

⑪ All Pre-Radiation and Post-Radiation test conditions are identical to facilitate direct comparison for circuit applications.




Fig. 1 — Typical Response of Gate Threshold Voltage Vs. Total Dose Exposure




Fig. 2 — Typical Response of On-State Resistance Vs. Total Dose Exposure




Fig. 3 — Typical Response of Transconductance Vs. Total Dose Exposure




Fig. 4 — Typical Response of Drain-to-Source Breakdown Vs. Total Dose Exposure




Fig. 5 — Typical Zero Gate Voltage Drain Current Vs. Total Dose Exposure




Fig. 6 — Typical On-State Resistance Vs. Neutron Fluence Level




Fig. 7 — Typical Transient Response of Rad Hard HEXFET During 1×10^{12} Rad (Si)/Sec Exposure




Fig. 8a — Gate Stress of V_{GSS} Equals 12 Volts During Radiation




Fig. 8b — V_{pSS} Stress Equals 80% of B_{pDSS} During Radiation




Fig. 9 — High Dose Rate (Gamma Dot) Test Circuit

Note: Bias Conditions during radiation; $V_{GS} = 12\text{ V}_{dc}$, $V_{DS} = 0\text{ V}_{dc}$




Fig. 10 — Typical Output Characteristics
Pre-Radiation




Fig. 11 — Typical Output Characteristics
Post-Radiation 100K Rads (Si)




Fig. 12 — Typical Output Characteristics
Post-Radiation 300K Rads (Si)




Fig. 13 — Typical Output Characteristics
Post-Radiation 1 Mega Rads (Si)

Radiation Characteristics

IRHF7230, IRHF8230,
JANSR-, JANSR-, 2N7262 Devices

Note: Bias Conditions during radiation; $V_{GS} = 0$ Vdc, $V_{DS} = 160$ Vdc




Fig. 14 — Typical Output Characteristics
Pre-Radiation




Fig. 15 — Typical Output Characteristics
Post-Radiation 100K Rads (Si)




Fig. 16 — Typical Output Characteristics
Post-Radiation 300K Rads (Si)




Fig. 17 — Typical Output Characteristics
Post-Radiation 1 Mega Rads (Si)




Fig. 18 — Typical Output Characteristics, $T_C = 25^\circ\text{C}$ Fig. 19 — Typical Output Characteristics, $T_C = 150^\circ\text{C}$ 

Fig. 20 — Typical Transfer Characteristics




Fig. 21 — Normalized On-Resistance Vs. Temperature




Fig. 22 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 23 — Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 24 — Typical Source-Drain Diode Forward Voltage




Fig. 25 — Maximum Safe Operating Area




Fig. 26 — Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 27 — Maximum Drain Current Vs. Case Temperature




Fig. 28a — Switching Time Test Circuit




Fig. 28b — Switching Time Waveforms




Fig. 29a — Unclamped Inductive Test Circuit




Fig. 29b — Unclamped Inductive Waveforms







Fig. 29c — Maximum Avalanche Energy Vs. Starting Junction Temperature



① Driver Gate Drive

② D.U.T. I_{SD} Waveform③ D.U.T. V_{DS} Waveform

④ Inductor Current

* $V_{GS} = 5V$ for Logic Level DevicesFig. 30. — Peak Diode Recovery dv/dt Test Circuit




Fig. 31a — Basic Gate Charge Waveform




Fig. 31b — Gate Charge Test Circuit




Fig. 32 — Typical Time to Accumulated 1% Failure