

16V_{OUT}, 21A, High-Efficiency, Fully Integrated, Synchronous, Boost Converter

DESCRIPTION

The MP3429 is a 600kHz, fixed-frequency, wide input range, highly integrated, boost converter. The MP3429 starts from an input voltage as low as 2.7V and supports up to 30W of load power from a 1-cell battery with integrated low $R_{\text{DS(ON)}}$ power MOSFETs.

The MP3429 adopts constant-off-time (COT) control topology, which provides fast transient response. MODE supports the selection of pulse-skip mode (PSM), forced continuous conduction mode (FCCM), and ultrasonic mode (USM) in light-load condition. The cycle-by-cycle current limit on the low-side MOSFET prevents current runaway, and the high-side MOSFET eliminates the need for an external Schottky diode.

Full protection features include programmable input under-voltage lockout (UVLO) and over-temperature protection (OTP).

The MP3429 is available in a QFN-13 (3mmx4mm) package.

FEATURES


- 2.7V to 13V Start-Up Voltage
- 0.8V to 13V Operating Voltage
- Up to 16V Output Voltage
- Supports 30W Average Power Load and 40W Peak Power Load from 3.3V
- 21.5A Internal Switch Current Limit
- Integrated 6.5mΩ and 10mΩ Power MOSFETs
- >95% Efficiency for 3.6V VIN to 9V/3A
- Selectable PSM, >23kHz USM, and FCCM in Light-Load Condition
- 600kHz Fixed Switching Frequency
- Adaptive COT for Fast Transient Response
- External Soft Start and Compensation Pins
- Programmable UVLO and Hysteresis
- 150°C Over-Temperature Protection (OTP)
- Available in a QFN-13 (3mmx4mm) Package


APPLICATIONS

- Notebooks
- Bluetooth Speakers
- Portable POS Systems
- Quick-Charge Power Banks

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION







ORDERING INFORMATION

Part Number*	Package	Top Marking
MP3429GL	QFN-13 (3mmx4mm)	See Below

*For Tape & Reel, add suffix -Z (e.g. MP3429GL-Z)

TOP MARKING

MPYW

3429


LLL

MP: MPS prefix Y: Year code W: Week code

3429: First four digits of the part number

LLL: Lot number

PACKAGE REFERENCE





ABSOLUTE MAXIMUM RATINGS (1) SW0.3V (-3.5V for <10ns) to +18V (22V for <10ns)
VIN, EN, MODE, VOUT
Junction temperature
Recommended Operating Conditions $^{(3)}$ Start-up input voltage (V_{ST})
Maximum external VDD bias voltage 3.6V (4) Boost output voltage (VOUT)

Thermal Resistance	$\boldsymbol{\mathcal{O}}_{JA}$	\mathcal{O}_{JC}
QFN-13 (3mmx4mm)		
EV3429-L-00A ⁽⁵⁾	31	4 °C/W
JESD51-7 ⁽⁶⁾	48	11 °C/W

NOTES:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-to-ambient thermal resistance θ_{JA} , and the ambient temperature T_A . The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = $(T_J$ (MAX)- T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) When the external VDD bias voltage is lower than the normal VDD regulated voltage, the external power prevents current from flowing out of VDD.
- 5) Measured on EV3429-L-00A, 4-layer 63mmx63mm PCB.
- 6) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

VIN = V_{EN} = 3.3V, T_J = -40°C to 125°C ⁽⁷⁾, typical values are tested at T_J = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Power Supply	•					
	.,	No VDD bias	2.7		13	V
Start-up input voltage	V_{ST}	VDD = 3V	0.9		13	V
Operating input voltage	V _{IN}		0.8		13	V
		VIN = 2.7V, 0 - 10mA	2.3	2.55		V
Operating VDD voltage (8)	V_{DD}	VIN = 12V, 0 - 15mA		3.4		V
VDD UVLO rising (8)	VDD _{UVLO-R}	VDD rising	2.2	2.4	2.6	V
VDD UVLO falling	VDD _{UVLO-F}	VDD falling	2	2.2	2.4	V
Shutdown current	I _{SD}	V _{EN} = 0V, measured on VIN			2	μA
		V _{FB} = 1.1V, VIN = 3V,				•
		VOUT = 9V, no switching,			25	μΑ
Quiescent current	ΙQ	measured on VIN				
Quiescent current	iQ	$V_{FB} = 1.1V$, $VIN = 3V$,				
		VOUT = 9V, no switching,		450	550	μΑ
		measured on VOUT				
Enable (EN) Control						
EN turn-on threshold voltage	V _{EN-ON}	V _{EN} rising (switching)		1.23		V
EN high threshold voltage	V _{EN-H}	V _{EN} rising (micro power)			1.0	V
EN low threshold voltage	V _{EN-L}	V _{EN} falling (micro power)	0.4			V
EN turn-on hysteresis current	I _{EN-HYS}	1.0V < EN < V _{EN-ON}	3.5	5	6.5	μΑ
EN input current	I _{EN}	$V_{EN} = 0V, 1.5V$		0		μΑ
EN turn-on delay		EN on to switching		180		μs
Frequency						
Switching frequency	Fsw	VIN = 3.3V, VOUT = 9V	500	600	700	kHz
LS-FET minimum on time (9)	T _{MIN-ON}			80		ns
LS-FET maximum on time	T _{MAX-ON}			7.5		μs
Loop Control						
FB reference voltage	V_{REF}	$T_J = 25^{\circ}C$	0.99	1	1.01	V
T B reference voltage	VREF	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	0.985	1	1.015	V
FB input current	I _{FB}	V _{FB} = 1.1V			50	nA
Error amp voltage gain (10)	A_{V-EA}			300		V/V
Error amp transconductance	GEA			450		μA/V
Error amp max. output current		$V_{FB} = 0.8V$, $V_{COMP} = 1V$		63		μΑ
Lifer amp max. output current		$V_{FB} = 1.2V$, $V_{COMP} = 1V$		-60		μΑ
COMP to current gain	Gcs			22		A/V
COMP PSM threshold (9)	V _{PSM}	V _{MODE} = 0V		0.5		V
COMP high clamp		$V_{FB} = 0.8V$		2.6		V
Soft-start charge current	Iss		6	7.5	9	μΑ
MODE Selection						
PSM MODE tri-state region			0.2		0.7	
USM MODE tri-state region (11)	V _{MODE-TRI}		0.9		1.2	V
FCCM MODE tri-state region			1.6		VDD	
Ultrasonic mode frequency	Fusm		23	33		kHz
HS-FET ZCD		PSM, $V_{FB} = 1V$, $L = 1.5 \mu H$, $VOUT = 9V$	-200	0	300	mA
HS-FET ZCD (9) (12)		V _{FB} = 1.1V, USM and FCCM			-2	Α



ELECTRICAL CHARACTERISTICS (continued)

VIN = V_{EN} = 3.3V, T_J = -40°C to 125°C ⁽⁷⁾, typical values are tested at T_J = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Power Switch						
Low-side switch on resistance	R _{ON-L}			6.5		mΩ
High-side synchronous switch on resistance	R _{ON-H}			10		mΩ
Low-side switch leakage current		Vsw = 16V, T _J = 25°C			0.15	μA
High-side switch leakage current		VOUT = 16V, $V_{SW} = 0V$, $T_J = 25$ °C			0.15	μA
BST Power						
BST voltage				3.3		V
Current Limit						
Switching current limit	I _{PK-LIMT}		19	21.5	23.5	Α
Protection						
Output OVP threshold				16.5		V
Output OVP hysteresis				0.2		V
Thermal Protection						
Thermal shutdown (9)	T _{SD}			150		°C
Thermal shutdown hysteresis	T _{SD-HYS}			25		°C


NOTES:

- 7) Guaranteed by over-temperature correlation, not tested in production.
- 8) VDD regulation voltage from 2.7V. VIN is higher than the VDD UVLO rising threshold in each unit, which can guarantee that the IC starts up with 2.7V VIN.
- 9) Guaranteed by sample characterization, not tested in production.
- 10) Guaranteed by design, not tested in production.
- 11) Add an external voltage within this range or float MODE for USM.
- 12) The HS-FET ZCD is lower than -2A in USM and FCCM.



TYPICAL CHARACTERISTICS

VIN = V_{EN} = 3.3V, VOUT = 9V, L = 1.5 μ H, T_A = 25°C, unless otherwise noted.




NOTE:


13) When VIN is higher than 3.4V, VIN supplies power to VDD, so the I_Q on VIN rises higher when VIN > 3.4V. When VIN is 3V, the higher voltage source of either VIN or VOUT supplies VDD, so the I_Q on VOUT rises higher when VOUT > 3V and VIN = 3V.




TYPICAL CHARACTERISTICS (continued)

VIN = V_{EN} = 3.3V, VOUT = 9V, L = 1.5 μ H, T_A = 25°C, unless otherwise noted.













TYPICAL PERFORMANCE CHARACTERISTICS


VIN = 3.3V, VOUT = 9V, L = $1.5\mu H$, I_{OUT} = 3.5A, USM, T_A = $25^{\circ}C$, unless otherwise noted.


















TYPICAL PERFORMANCE CHARACTERISTICS (continued)

VIN = 3.3V, VOUT = 9V, L = 1.5 μ H, I_{OUT} = 3.5A, USM, T_A = 25°C, unless otherwise noted.








TYPICAL PERFORMANCE CHARACTERISTICS (continued)


VIN = 3.3V, VOUT = 9V, L = $1.5\mu H$, I_{OUT} = 3.5A, USM, T_A = $25^{\circ}C$, unless otherwise noted.





TYPICAL PERFORMANCE CHARACTERISTICS (continued)

VIN = 3.3V, VOUT = 9V, L = 1.5 μ H, I_{OUT} = 3.5A, USM, T_A = 25°C, unless otherwise noted.



CH1:

V_{OUT}/AC

500mV/div.

CH4: I_{OUT}

2A/div.

CH1:

V_{OUT}/AC

500mV/div.

CH4: I_{LOAD}

2A/div.




TYPICAL PERFORMANCE CHARACTERISTICS (continued)

VIN = 3.3V, VOUT = 9V, L = $1.5\mu H$, I_{OUT} = 3.5A, USM, T_A = $25^{\circ}C$, unless otherwise noted.




I_{OUT} = 0 - 1.75A, I_{RAMP} = 25mA/µs, USM




Load Transient

 $I_{OUT} = 3.5 - 1.75A$, $I_{RAMP} = 25mA/\mu s$




Load Transient

 $I_{OUT} = 0 - 1.75A$, $I_{RAMP} = 25mA/\mu s$, PSM



Load Transient

 $I_{OUT} = 0 - 1.75A$, $I_{RAMP} = 25mA/\mu s$, FCCM





PIN FUNCTIONS

the source of the internal to SW. Internal bias supply. De as possible. When VIN is powered by the higher vohigher than 3.4V, the requivers working when VIN is high higher than 2.7V during V Soft-start programming rate. COMP Internal error amplifier AGND for loop compensate. FB Feedback input. Connect AGND Analog ground. PGND Power ground. VOUT Output. VOUT is connect VOUT is higher than VIN 1900 FTY makes and to SW.	s higher than 3.4V, VDD is powered by VIN. Otherwise, VDD is tage of either VIN or VOUT. If the bias voltage connected to VDD is ulator from VIN and VOUT is disabled. The VDD regulator starts er than about 0.9V if EN is high. Supply VIN with a power source N start-up to provide enough VDD power voltage. Place a capacitor from SS to AGND to set the VOUT rising slew
as possible. When VIN is powered by the higher vo higher than 3.4V, the reg working when VIN is high higher than 2.7V during V 3 SS Soft-start programming rate. 4 COMP Internal error amplifier AGND for loop compensate. 5 FB Feedback input. Connect AGND Analog ground. 7 PGND Power ground. 8 VOUT Output. VOUT is connect VOUT is higher than VIN 19 FTY makes the power only.	couple VDD with a 4.7µF ceramic capacitor placed as close to VDD is higher than 3.4V, VDD is powered by VIN. Otherwise, VDD is tage of either VIN or VOUT. If the bias voltage connected to VDD is ulator from VIN and VOUT is disabled. The VDD regulator starts er than about 0.9V if EN is high. Supply VIN with a power source N start-up to provide enough VDD power voltage. Place a capacitor from SS to AGND to set the VOUT rising slew Dutput. Connect a capacitor and resistor in series from COMP to
rate. 4 COMP Internal error amplifier AGND for loop compensa 5 FB Feedback input. Connect AGND Analog ground. 7 PGND Power ground. 8 VOUT Output. VOUT is connect VOUT is higher than VIN 19 FTY Factory use only. FTY ments of the connect of the	
4 COMP AGND for loop compensal 5 FB Feedback input. Connect 6 AGND Analog ground. 7 PGND Power ground. 8 VOUT Output. VOUT is connect VOUT is higher than VIN 9 FTY Factory use only. FTY m	butput. Connect a capacitor and resistor in series from COMP to
6 AGND Analog ground. 7 PGND Power ground. 8 VOUT Output. VOUT is connect VOUT is higher than VIN. 9 FTY Factory use only. FTY m	
7 PGND Power ground. 8 VOUT Output. VOUT is connect VOUT is higher than VIN FTY markets.	a resistor divider from VOUT to FB.
8 VOUT Output. VOUT is connect VOUT is higher than VIN 9 FTY Factory use only. FTY m	
9 FTY Factory use only. FTY m	
	ed to the drain of the high-side MOSFET. VOUT powers VDD when and VIN is lower than 3.4V.
MODE solection If MOD	ust be connected to GND in the application.
is high, the MP3429 works 10 MODE MP3429 works in pulse-s	E is floating, the MP3429 works in ultrasonic mode (USM). If MODE in forced continuous conduction mode (FCCM). If MODE is low, the kip mode (PSM). MODE must always be higher than 0.2V in the 1. Place a $130k\Omega + 20k\Omega$ resistor divider from VDD to MODE to set
11 EN Chip enable control. Wiprogram the VIN UVLO. D	nen not in use, connect EN to VIN for automatic start-up. EN can o not leave EN floating.
	bypassed locally. Supply VIN with a power source higher than 2.7V
13 BST Bootstrap. A capacitor be	ride enough VDD power voltage.



BLOCK DIAGRAM




Figure 1: Functional Block Diagram



OPERATION

The MP3429 is a 600kHz, fixed-frequency, high-efficiency, wide input range, boost converter. Its fully integrated low $R_{DS(ON)}$ MOSFETs provide small size and high efficiency for high-power step-up applicationS. CONSTANT-off-time (COT) control provides fast transient response, while MODE selection provides flexible light-load performance design.

Boost Operation

The MP3429 uses COT control to regulate the output voltage. At the beginning of each cycle, the low-side N-channel MOSFET (LS-FET) Q1 is turned on, forcing the inductor current to rise. The current through the LS-FET is sensed. If the current signal rises above the COMP voltage (V_{COMP}), which is an amplifier output comparing the feedback voltage (V_{FB}) against the internal reference voltage, the pulse-width modulation (PWM) comparator flips and turns the LS-FET off. Then the inductor current flows to the output capacitor through the high-side switch MOSFET (HS-FET), causing the inductor current to decrease. After a fixed off-time, the LS-FET turns on again and the cycle is repeated. In each cycle, the LS-FET off-time is determined by the VIN/VOUT ratio, and the on-time is controlled by V_{COMP}, so the inductor peak current is controlled by COMP, which itself is controlled by the output voltage. Therefore, the inductor current regulates the output voltage.

Operation Mode

The MP3429 works with a 600kHz quasiconstant frequency with PWM control in heavyload condition. When the load current decreases, the MP3429 can work in forced continuous conduction mode (FCCM), pulseskip mode (PSM), or ultrasonic mode (USM) based on the MODE setting.

Forced Continuous Conduction Mode (FCCM)

The MP3429 works in a fixed-frequency PWM mode for any load condition if MODE is set high (>1.6V). In this condition, the off time is determined by the internal circuit to achieve the 600kHz frequency based on the VIN/VOUT ratio. When the load decreases, the average input current drops, and the inductor current from VOUT to VIN may become negative during the

off-time (LS-FET is off and HS-FET is on). This forces the inductor current to work in continuous conduction mode (FCCM) with a fixed frequency, producing a lower VOUT ripple than in PSM.

Pulse-Skip Mode (PSM)

The MP3429 works in PSM in light-load condition if the MODE voltage is low (0.2V < V_{MODE} < 0.7V). In this condition, once the inductor current drops to 0A, the HS-FET turns off to stop current flowing from VOUT to VIN, forcing the inductor current to work in discontinuous conduction mode (DCM). At the same time, the internal off time becomes longer once the MP3429 enters DCM. The off time is inversely proportional to the HS-FET on period in each cycle. In deep DCM conditions, the MP3429 slows down the switching frequency and saves power loss.

If V_{COMP} drops to 0.5V of the PSM threshold, the MP3429 stops switching to decrease the switching power loss further. Switching resumes once V_{COMP} rises above 0.5V. The switching pulse skips based on V_{COMP} in very light-load conditions. PSM has much higher efficiency than FCCM in light load, but the VOUT ripple may be higher, and the frequency may go down and produce audible noise.

In DCM, frequency is low, and the LS-FET will not turn on in the prolonged off time. If the load increases and COMP runs higher, the off time shortens, and the MP3429 returns to the 600kHz fixed-frequency regularly, so the loop can respond to a high load current.

Ultrasonic Mode (USM)

To prevent audible noise with a switching frequency lower than 20kHz in PSM, the MP3429 implements USM by floating MODE or setting MODE in the USM range (0.9V < V_{MODE} < 1.2V). In USM, the inductor current works in DCM, and the frequency stretches as if in PSM when the load decreases to a moderate level. However, the switching does not stop when COMP drops to the 0.5V PSM threshold. The LS-FET on time is controlled by COMP, even if V_{COMP} is lower than the PSM threshold, unless it triggers the minimum on time.

The MP3429 continues decreasing the switching frequency if the load is still decreasing. Once the MP3429 detects that the LS-FET is off for 30µs,

it forces the LS-FET on. This limits the frequency, avoiding audible frequency in light-load or no-load condition.

USM may convert more energy to the output than the required load due to the minimum 23kHz frequency, which causes VOUT to rise above the normal voltage setting. When VOUT rises and V_{COMP} drops, the inductor peak current may drop as well. If V_{COMP} drops below one internal clamped level, the HS-FET zero-current detection (ZCD) threshold is regulated to one negative level gradually, so the energy in the inductor can flow back to VIN in each cycle. This keeps the output at the setting voltage with a >23kHz frequency. The MP3429 also works with a 600kHz frequency if V_{COMP} rises again.

USM has the same efficiency as in PSM if the frequency is higher than the typical 33kHz. USM has more power loss than PSM if the frequency is clamped at the typical 33kHz, but USM does not introduce audible noise caused by the group pulse in PSM.

Minimum On Time and Minimum Off Time

The MP3429 blanks the LS-FET on state with 80ns in each cycle to enhance noise immunity. This 80ns minimum on time restricts applications with a high VIN/VOUT ratio. The MP3429 also blanks the LS-FET off state with a minimum off time in each cycle. During the minimum off time, the LS-FET cannot turn on, and the minimum off time is short enough to convert the 0.8V input to 16V.

LS-FET and HS-FET Maximum On Time

If the inductor current cannot trigger V_{COMP} with an on time of 7.5µs, the MP3429 shuts down the LS-FET. After the LS-FET is shut down, the inductor current goes through the HS-FET and charges VOUT in the off-time period. This helps refresh VOUT with a minimum frequency of about 133kHz in heavy-load transient conditions.

During CCM condition, the HS-FET on time is limited below $8\mu s$. This helps limit the maximum LS-FET off time when VOUT is close to VIN in USM. In USM or heavy-load PSM, if VIN is too close to VOUT, the HS-FET may be turned off by the $8\mu s$ HS-FET maximum on time because the inductor current cannot ramp down within this $8\mu s$ limit. After the HS-FET turns off, the LS-FET turns on immediately with one pulse control by

 V_{COMP} , and the HS-FET turn on again. This makes the LS-FET work in a quasi-constant minimum duty cycle. If VIN is high enough, VOUT is higher than the setting voltage with this duty cycle ratio. In PSM and light load, the IC works with normal PSM logic. The IC stops working when VOUT is higher than the setting voltage and resumes switching when V_{OUT} drops below the setting voltage.

VDD Power

The MP3429 internal circuit is powered by VDD. A ceramic capacitor no less than 4.7 μ F is required on VDD. When VIN is lower than 3.4V, VDD is powered from the higher value of either VIN or VOUT. This allows the MP3429 to maintain a low R_{DS(ON)} and high efficiency, even with a low input voltage. When VIN is higher than 3.4V, VDD is always powered by VIN. This decreases the VOUT to VDD regulator loss, because VOUT is always higher than VIN.

If VDD is powered by an external supply, and the voltage is higher than 3.4V, the regulators from VIN and VOUT are disabled. In this condition, the MP3429 starts once the external VDD power supply is higher than VDD_{UVLO}, even if VIN is as low as 0.9V. When VDD is powered by the external power supply, the MP3429 continues working, even if both VIN and VOUT are dropping but are higher than 0.8V. The external VDD power source should be limited within 3.6V.

There is a reverse-blocking circuit to limit the current flowing between VIN and VOUT. If the external VDD power is higher than the VDD regulation voltage, the current is supplied from the external power, and there is no path for the current from VDD to VIN or from VDD to VOUT.

VDD is charged when VIN is higher than about 0.9V and EN is higher than the micro-power threshold. If EN is low, VDD is disconnected from VIN and VOUT. Supply VIN with a power source higher than 2.7V during VIN start-up to provide enough VDD power voltage.

Start-Up

When the MP3429 input is powered, it starts charging VDD from VIN. Once VDD rises above its UVLO threshold and EN is high, the MP3429 starts switching with closed loop control. If VDD is powered by an additional supply, the MP3429 starts switching once VDD rises above its undervoltage lockout (UVLO) threshold.

After the IC is enabled, the MP3429 starts up with a soft-start (SS) control. The SS signal is controlled by charging SS from 0V and compared with the internal reference voltage. The lower value is fed to the error amplifier to control the output voltage. After the SS signal rises above the reference voltage, soft start is completed, and the internal reference takes charge of the feedback loop regulation.

If there is some bias voltage on VOUT during PSM, the MP3429 stops switching until the SS signal rises above V_{FB} , which is proportional to the VOUT bias voltage. If the IC is in USM or FCCM, the MP3429 works with a frequency of about 33kHz or 600kHz. Both USM and FCCM have a negative inductor current, so the energy may transfer from VOUT to VIN if the VOUT bias is high.

Synchronous Rectifier and BST Function

The MP3429 integrates both an LS-FET Q1 and HS-FET Q2 to reduce external components. During switching, the rectifier switch Q2 is powered from BST (typically 3.4V higher than the SW voltage). This 3.4V bootstrap voltage is charged from VDD when the LS-FET turns on.

Switching Current Limit

The MP3429 provides a fixed cycle-by-cycle switching peak current limit. In each cycle, the internal current sensing circuit monitors the LS-FET current signal. Once the sensed current reaches the typical 21.5A current limit, the LS-FET Q1 turns off. The LS-FET current signal is blanked for about 80ns internally to enhance noise immunity.

Enable (EN) and Programmable UVLO

EN enables and disables the MP3429. When applying a voltage higher than the EN high threshold (1V max threshold), the MP3429 starts up some of the internal circuits (micro-power mode). If the EN voltage exceeds the turn-on threshold (1.23V), the MP3429 enables all

functions and starts boost operation. Boost switching is disabled when the EN voltage falls below its turn-on threshold (1.23V). To completely shut down the MP3429, a <0.4V low-level voltage is required on EN. After shutdown, the MP3429 sinks a current from the input power (typically less than $2\mu A$). EN is compatible with voltages up to 13V. For automatic start-up, connect EN to VIN directly.

The MP3429 features a programmable UVLO hysteresis. When powering up in micro-power mode, EN sinks a 5μ A current from an upper resistor (R_{TOP}) (see Figure 2).




Figure 2: VIN UVLO Program

VIN must increase to overcome the current sink. The VIN start-up threshold is determined by Equation (1):

$$V_{IN-ON} = V_{EN-ON} \times (1 + \frac{R_{TOP}}{R_{BOT}}) + 5\mu A \times R_{TOP}$$
 (1)

Where V_{EN-ON} is the EN voltage turn-on threshold (1.23V, typically).

Once the EN voltage reaches $V_{\text{EN-ON}}$, the 5µA sink current turns off to create a reverse hysteresis for the VIN falling threshold, which can be calculated with Equation (2):

$$V_{\text{IN-UVLO-HYS}} = 5\mu A \times R_{\text{TOP}} \tag{2}$$

Over-Voltage Protection (OVP)

If over-voltage is detected from VOUT with a 16.5V threshold (typically), the MP3429 stops switching immediately until the voltage drops to 16.3V. This prevents over-voltage on the output and internal power MOSFETs.

Thermal Protection

Thermal shutdown prevents the IC from operating at exceedingly high temperatures. When the die temperature exceeds 150°C, the IC shuts downs and resumes normal operation when the die temperature drops to 25°C.

APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider is used to set the output voltage. Typically, choose R1 to be between $300 - 800k\Omega$. Then calculate R2 with Equation (3):

$$R2 = \frac{V_{REF}}{V_{OUT} - V_{REF}} \times R1$$
 (3)

Where VREF is 1V, R1 is the top feedback resistor, and R2 is the bottom feedback resistor.

Selecting the Input Capacitor

The input capacitor (C1) is used to maintain the DC input voltage. Low ESR ceramic capacitors are recommended. The input voltage ripple can be estimated with Equation (4):

$$\Delta V_{IN} = \frac{V_{IN}}{8f_s^2 \cdot L \cdot C1} \cdot \left(1 - \frac{V_{IN}}{V_{OUT}}\right)$$
(4)

Where f_S is the switching frequency, and L is the inductor value.

Selecting the Output Capacitor

The output current to the boost converter is discontinuous and therefore requires an output capacitor (C2) to supply AC current to the load. For the best performance, low ESR ceramic capacitors are recommended. The output voltage ripple can be estimated with Equation (5):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_s \cdot R_L \cdot C2} \cdot \left(1 - \frac{V_{IN}}{V_{OUT}}\right)$$
 (5)

Where R_L is the value of the load resistor.

Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients.

Selecting the Inductor

An inductor is required to transfer energy between the input source and the output capacitors. An inductor with a larger value results in less ripple current and a lower peak inductor current, reducing stress on the power MOSFET. However, the larger value inductor has a larger physical size, a higher series resistance, and a lower saturation current.

For most designs, the inductance value can be calculated with Equation (6):

$$L = \frac{V_{IN}(V_{OUT} - V_{IN})}{f_s \cdot V_{OUT} \cdot \Delta I_I}$$
 (6)

Where ΔI_L is the inductor ripple current.

Choose the inductor ripple current to be approximately 20 ~ 50% of the maximum inductor peak current. Typically, a 1.5µH inductor is recommended. Ensure that the inductor does not saturate under the worst-case condition. The inductor should have a low series resistance (DCR) to reduce resistive power loss.

Soft-Start (SS) Capacitor Selection

With the required output voltage rising time (T_{RISE}) , the value of C_{SS} can be calculated using Equation (7):

$$C_{SS} = \frac{T_{RISE} \times I_{SS}}{V_{REF}}$$
 (7)

Where I_{SS} is the SS charging current (7.5 μ A). Typically, set C_{SS} to be 22nF for about 3ms of the rising time.

VDD Capacitor Selection

The MP3429 integrates the VDD power at about 3.4V, which powers the internal MOSFET gate driver and internal control circuit, typically. One ceramic bypass capacitor 4.7µF or higher is necessary for the internal regulator. Do not connect the external load to the VDD power.

BST Capacitor

The MP3429 uses one bootstrap circuit to power the output N-channel MOSFET. One external bootstrap capacitor is necessary for the charge pump power. A 0.1µF ceramic capacitor between BST and SW is recommended.

Programmable UVLO

The MP3429 features a programmable UVLO hysteresis. When powering up, EN sinks a 5μ A current from an upper resistor (R_{TOP}) (see Figure 2). VIN must increase to overcome the current sink.

Determine the VIN start-up threshold with Equation (8):

$$V_{IN-ON} = V_{EN-ON} \times (1 + \frac{R_{TOP}}{R_{BOT}}) + 5\mu A \times R_{TOP}$$
 (8)

Where $V_{\text{EN-ON}}$ is the EN voltage turn-on threshold (typically 1.23V).

Once the EN voltage reaches $V_{\text{EN-ON}}$, the $5\mu\text{A}$ sink current turns off to create a reverse hysteresis for the VIN falling threshold, which can be calculated with Equation (9):

$$V_{\text{IN-UVLO-HYS}} = 5\mu A \times R_{\text{TOP}}$$
 (9)

For automatic start-up, connect EN with a $30k\Omega$ R_{TOP} resistor to operate with 150mV hysteresis.

MODE Selection

The MP3429 can work in forced continuous conduction mode (FCCM), pulse-skip mode (PSM), or ultrasonic mode (USM) based on the MODE setting. Pull MODE to VDD directly for FCCM; float MODE for USM; pull the MODE voltage to 0.2 - 0.7V to make the MP3429 work in PSM. With no appropriate voltage for the PSM threshold, a resistor divider from VDD to GND can be used (see Figure 3).




Figure 3: MODE Setting

The typical VDD voltage range is 2V to 3.3V. Set R_{up} to $130k\Omega$ and R_{down} to $20k\Omega$ to achieve a 267 - 450mV voltage on MODE. When MODE is pulled below 1V, a current less than $2\mu A$ flows out of MODE. A $20k\Omega$ R_{BOT} causes a 40mV MODE voltage increase. The ideal MODE voltage is about 307 - 490mV.

Compensation

The output of the transconductance error amplifier (COMP) is used to compensate for the regulation control system. The system uses two poles and one zero to stabilize the control loop.

The pole F_{P1} is set by the output capacitor (C_{OUT}) and the load resistance. Pole F_{P2} starts from the origin. The zero F_{Z1} is set by the compensation capacitor (C_{COMP}) and the compensation resistor (R_{COMP}). These are determined by Equation (10) and Equation (11):

$$F_{P1} = \frac{1}{2 \times \pi \times R_{LOAD} \times C_{OUT}} (Hz)$$
 (10)

$$F_{z1} = \frac{1}{2 \times \pi \times R_{COMP} \times C_{COMP}} (Hz)$$
 (11)

Where RLOAD is the load resistance.

There is a right-half-plane zero (FRHPZ) that exists in FCCM, where the inductor current does not drop to zero in each cycle. The frequency of the right-half-plane zero can be determined with Equation (12):

$$F_{RHPZ} = \frac{R_{LOAD}}{2 \times \pi \times L} \times (\frac{V_{IN}}{V_{OUT}})^2 (Hz)$$
 (12)

The right-half-plane zero increases the gain and reduces the phase simultaneously, which results in a smaller phase margin and gain margin. The worst-case scenario occurs at the condition of the minimum input voltage and maximum output power.

PCB Layout Guidelines

Efficient PCB layout is critical for high-frequency switching power supplies. A poor layout can result in reduced performance, excessive EMI, resistive loss, and system instability. Use a 4-layer PCB for high-power applications. For best results, refer to Figure 4 and follow the guidelines below.

- Place the output capacitor (C2A ~ C2C) as close to VOUT and PGND as possible.
- 2. Place a 0.1µF capacitor close to the IC (C2D) to reduce the PCB parasitical inductance.
- 3. Place the FB divider R1 and R2 as close to FB as possible.
- 4. Keep the FB trace far away from noise sources, such as the SW node.
- 5. Connect the compensation components and SS capacitor to AGND with a short loop.
- 6. Connect the VDD capacitor to PGND with a short loop.
- 7. Keep the input loop (C1, L1, SW, and PGND) as small as possible.
- 8. Place enough GND vias close to the MP3429 for good thermal dissipation.
- 9. Use separated AGND and PGND layouts, connected them between the AGND and PGND pins under the package.




Figure 4: Recommended Layout

Design Example

Table 1 shows a design example following the application guidelines for the specifications below.

Table 1: Design Example

V_{IN}	2.7 - 8.4V
V _{out}	9V
I _{OUT (continuous)}	3A ⁽¹⁴⁾
I _{OUT (peak)}	3.5A

The detailed application schematic is shown in Figure 5. The typical performance and circuit waveforms are shown in the Typical Performance Characteristics section. For more device applications, please refer to related evaluation board datasheet.

NOTE:

14) The MP3429 temperature may be high when VIN is 2.7V and the load is 3A. Decrease the load based on the permitted temperature performance when VIN is too low.



TYPICAL APPLICATION CIRCUIT






Figure 5: $V_{IN} = 2.7 - 8.4V$, $V_{OUT} = 9V$, $I_{OUT} = 3.5A$



PACKAGE INFORMATION

QFN-13 (3mmx4mm)






TOP VIEW

BOTTOM VIEW



SIDE VIEW



NOTE:

- 1) LAND PATTERNS OF PIN1,7 AND 8 HAVE THE SAME LENGTH AND WIDTH.
- 2) ALL DIMENSIONS ARE IN MILLIMETERS.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.