

TA1317AFG


Deflection Processor IC for TV

TA1317AFG is a deflection processor IC for a large and wide picture tube.

TA1317AFG incorporates an EW, a vertical distortion correction circuit and a dynamic focus correction circuit. It can control various functions via I²C BUS line.


Features

- Vertical drive (AC/DC-coupling)
- Picture height adjustment
- Vertical shift adjustment
- Vertical symmetry correction
- Vertical linearity correction
- Vertical S correction
- Vertical integral correction
- Vertical/Horizontal EHT compensation
- EW drive (parabola/PWM output)
- Picture width
- EW trapezium correction
- EW parabola correction
- EW corner correction (top only/bottom only/top&bottom)
- EW S correction
- Center curve correction (SAW/PAR)
- Parabola output for horizontal and vertical dynamic focus (H/V output independently)
- Horizontal and vertical dynamic focus phase adjustment
- Horizontal and vertical dynamic focus amplitude adjustment
- Horizontal dynamic focus curve characteristic adjustment
- V-ramp limiter circuit
- Analog blanking output












Weight: 0.63 g (typ.)








Block Diagram



Pin Functions


Pin No.	Pin Name	Function	Interface Circuit	Input/Output Signal
1	V _{REF}	Internal reference voltage adjustment pin. If the CRT DY has a temperature coefficient, it can be cancelled in the TV by applying the inverse temperature coefficient to this pin. In case of not using it, connect a 0.01 μ F capacitor between this pin and GND.		—
2	CENTER DAC	DAC output pin. When bus write function VD = 0, 2 bit DAC output; VD = 1, 7 bit DAC output. In case of not used, it should be open.		DC
3	EHT IN	EHT input pin. In case of not using it, connect a 0.01 μ F capacitor between this pin and GND.		DC
4	NC	This pin is not used. Connect to GND.	—	—
5	V DRIVE	Vertical output pin		—

Pin No.	Pin Name	Function	Interface Circuit	Input/Output Signal
6	V-DC REF	DC reference voltage output pin when V is DC coupling. In case of not used, it should be open.		DC
7	V NF	Vertical negative feedback input pin. When VD = 0, if pin is 1.2 V (typ.) or below, or 3.7 V (typ.) or higher, returns abnormal detection result to BUS read function (V guard), forcibly setting pin 24 to High. When VD = 1, if pin is 2.4 V (typ.) or below, or 7.4 V (typ.) or higher, abnormality is detected.		
8	VCC	VCC pin. Connect 9 V (typ.).	—	—
9	NC	This pin is not used. Connect to GND.	—	—
10	EW PWM	EW D drive (PWM) output pin. Open collector output. In case of not used, it should be open.		
11	ANALOG GND	GND pin for analog block	—	—
12	NC	This pin is not used. Connect to GND.	—	—
13	EW FD	EW feedback pin		

Pin No.	Pin Name	Function	Interface Circuit	Input/Output Signal
14	EW FILTER	Connect phase compensation filter for EW output. the EW parabola waveform can be extracted from this pin.		—
15	FBP IN	FBP input pin. In case of H-DF and EW-PWM outputs are not used, it should be open.		
16	SDA	SDA pin for I ² C bus		
17	SCL	SCL pin for I ² C bus		
18	DIGITAL GND	GND pin for digital block	—	—
19	NC	This pin is not used. Connect to GND.	—	—

Pin No.	Pin Name	Function	Interface Circuit	Input/Output Signal
20	H-DF OUT	Outputs parabola waveform for horizontal dynamic focus. Mask the pulse in horizontal blanking if it is not needed. In case of not used, it should be open.		
21	LVP IN	LVP detection pin. Connect reference voltage used to protect deflection circuit against low supply voltage. If this pin is 5.0 V (typ.) or below, returns abnormal detection result to bus read function. In case of LVP detection is not used, it should be open.		DC
22	V-DF OUT	Outputs parabola waveform for vertical dynamic focus. In case of not used, it should be open.		
23	CENTER OUT	Outputs center curve correction waveform. Connect this pin to curve correction input pin of horizontal sync IC. In case of not used, it should be open.		

Pin No.	Pin Name	Function	Interface Circuit	Input/Output Signal
24	BLK OUT	Analog blanking output pin. Open collector output. In case of not used, it should be open.		
25	NC	This pin is not used. Connect to GND.	—	—
26	V _{IN}	Inputs vertical trigger pulse. Notifies subsequent circuit of input fall as trigger.		
27	NC	This pin is not used. Connect to GND.	—	—
28	TC FILTER	Connects filter for generating internal pulse.		—
29	V-RAMP FILTER	Connects filter for generating vertical ramp signal.		—

Pin No.	Pin Name	Function	Interface Circuit	Input/Output Signal
30	AGC FILTER	Connects filter used to automatically adjust oscillation amplitude of vertical ramp signal. Can switch AGC sensitivity by BUS write function.		—

Bus Control Map
Write Mode

Slave Address: 8CH (10001100)









Sub-Address	D7 MSB	D6	D5	D4	D3	D2	D1	D0 LSB	Preset MSB	LSB	
00	PICTURE HEIGHT							VD	1000	0000	
01	PICTURE WIDTH1					V SHIFT			1000	0000	
02	V LINEARITY				V-EHT COMPENSATION				1000	0000	
03	ANALOG V-BLK STOP PHASE				H-EHT COMPENSATION				1000	0000	
04	ANALOG V-BLK START PHASE				V-RAMP LIMIT2				1000	0000	
05	V CENTERING							V-RAMP LIMIT1	1000	0000	
06	V-DF PHASE			V-DF AMPLITUDE					1000	1000	
07	H-DF PHASE			H-DF AMPLITUDE					1000	1000	
08	H-DF CURVE			V INTEGRAL CORRECTION					1000	0000	
09	V AGC		V S CORRECTION						1000	0000	
0A	*	*	EW PARABOLA						1000	0000	
0B	EW TRAPEZIUM							V STOP	1000	0000	
0C	EW TOP CORNER				*	*	PICTURE WIDTH2	1000	0000		
0D	EW BOTTOM CORNER				*	*	*	1000	0000		
0E	EW S CORRECTION				*	*	*	1000	0000		
0F	EW CORNER				*	*	*	1000	0000		
10	CENTER PARABOLA			CENTER SAW						1000	1000
11	V SYMMETRY								0000	0000	






Read Mode





Slave Address: 8DH (10001101)








	D7 MSB	D6	D5	D4	D3	D2	D1	D0 LSB
0	V DF	H DF	LVP	V NF	V GUARD	EW OUT	V OUT	POR








Bus Control Function
Write Mode








Register Name/Number of Bits	Function Explanation	Output Change	Picture Change	Preset
PICTURE HEIGHT/7	Adjusts the picture height. 0000000: min 1000000: center 1111111: max			center (1000000)
VD/1	Changes V-DRIVE mode 0: DC-coupling 1: AC-coupling	—	—	DC-coupling (0)
PICTURE WIDTH/7	Adjusts the picture width. 0000000: max 1000000: center 1111111: min Sub-address 0C-D0 bit comes LSB.			center (1000000)
V SHIFT/2	Where VD = 0, sets DAC output level of pin 2 is set. Where VD = 1, sets DC level of V-DRIVE is adjusted. 00: min 11: max			min (00)
V LINEARITY/5	Corrects the vertical linearity. 00000: min 10000: center 11111: max			center (10000)

Register Name/Number of Bits	Function Explanation	Output Change	Picture Change	Preset
V-EHT COMPENSATION/3	Adjusts the compensated rate for the V-DRIVE by EHT-IN (pin 3). 000: min 111: max	 Pin 7		min (000)
ANALOG V-BLK STOP PHASE/5	Sets the analog blanking stop phase on pin 24. Inputs the output from pin 20 to an external BLK-IN of synchronization IC. 00000: min 10000: center 11111: max	—		center (10000)
H-EHT COMPENSATION/3	Adjusts the compensated rate for the EW output by EHT-IN (pin 3). 000: min 111: max	 Pin 14		min (000)
ANALOG V-BLK START PHASE/5	Sets the analog blanking start phase on pin 24. Inputs the output from pin 24 to external BLK-IN of synchronization IC. 00000: min 10000: center 11111: max	—		center (10000)
V-RAMP LIMIT LEVEL/4	Sets the V-ramp slice level. 0000: OFF 0001: min 1111: max Sub-address 05-D0 bit comes MSB.	 Pin 7	—	OFF (0000)

Register Name/Number of Bits	Function Explanation	Output Change	Picture Change	Preset
V CENTERING/7	Where VD = 0, DC level of V-DRIVE is adjusted. Where VD = 1, DAC output level of pin 2 is set. 0000000: min 1000000: center 1111111: max	 Pin 7 (VD = 0)	 Solid line Dashed line VD = 0	min (0000000)
V-DF PHASE/4	Adjusts the phase of the vertical dynamic focus output. 0000: min 1000: center 1111: max	 Pin 22	—	center (1000)
V-DF AMPLITUDE/4	Adjusts the amplitude of the vertical dynamic focus output. 0000: min 1000: center 1111: max	 Pin 22	—	center (1000)
H-DF PHASE/4	Adjusts the phase of the horizontal dynamic focus output. 0000: min 1000: center 1111: max	 Pin 20	—	center (1000)

Register Name/Number of Bits	Function Explanation	Output Change	Picture Change	Preset
H-DF AMPLITUDE/4	Adjusts the amplitude of the horizontal dynamic focus output. 0000: min 1000: center 1111: max	 Pin 20	—	center (1000)
H-DF CURVE/4	Adjusts the curve characteristic of the horizontal dynamic focus output. 0000: max 1111: min	 Pin 20	—	max (0000)
V INTEGRAL CORRECTION/4	Adjusts the vertical integral correction. 0000: min 1111: max	 Pin 7		min (0000)
V AGC/2	Sets the AGC gain for V-ramp. 00: LOW 11: HIGH	—	—	LOW (00)
V S CORRECTION/6	Adjusts the vertical S correction. 000000: min 100000: center 111111: max	 Pin 7		min (000000)
EW PARABOLA/6	Adjusts the amplitude of the EW output. 000000: min 111111: max	 Pin 14		min (000000)

Register Name/Number of Bits	Function Explanation	Output Change	Picture Change	Preset
EW TRAPEZIUM/7	Adjusts the EW trapezium correction. 0000000: min 1000000: center 1111111: max Note: When this data is changed, V symmetry characteristic will be also changed.	 Pin 14		center (1000000)
V STOP/1	Switches over the V-stop mode. 0: Normal 1: V stop/BLK stop	 Pin 7	—	Normal (0)
EW TOP CORNER/5	Adjusts the EW top corner correction. 00000: max 10000: center 11111: min	 Pin 14		center (10000)
EW BOTTOM CORNER/5	Adjusts the EW bottom corner correction. 00000: max 10000: center 11111: min	 Pin 14		center (10000)
EW S CORRECTION/5	Adjusts the EW S correction. 00000: max 10000: center 11111: min	 Pin 14		center (10000)

Register Name/Number of Bits	Function Explanation	Output Change	Picture Change	Preset
EW CORNER/5	Adjusts the EW corner correction. 00000: max 10000: center 11111: min	 Pin 14		center (10000)
CENTER PARABOLA/4	Adjusts the parabola-component amplitude. 0000: max 1000: center 1111: min	 Pin 23		center (1000)
CENTER SAW/4	Adjusts the saw-component amplitude. 0000: min 1000: center 1111: max	 Pin 23		center (1000)
V SYMMETRY/8	Corrects the vertical symmetry. 00000000: min 10000000: center 11111111: max Note: When this data is changed, EW trapezium characteristic will be also changed.	 Pin 7		center (10000000)

Read Mode


Register Name/Number of Bits	Function Explanation
V DF/1	Vertical dynamic focus output self-check. 0: NG (no) 1: OK (yes)
H DF/1	Horizontal dynamic focus output self-check. 0: NG (no) 1: OK (yes)
LVP/1	LVP (low voltage protection) is detected. 0: OFF (pin 21 is high) 1: ON (pin 21 is low)
V NF/1	V-NF input self-check. 0: NG (no) 1: OK (yes)
V GUARD/1	Detects abnormality on V-NF input. If abnormal, Pin 20 goes high. 0: OFF (normal) 1: ON (abnormal)
EW OUT/1	EW output self-check. 0: NG (no) 1: OK (yes)
V OUT/1	V-DRIVE output self-check. 0: NG (no) 1: OK (yes)
POR/1	Power-on reset. Responds with 0 at first reading after power-on, 1 at second reading. 0: Resister preset 1: Normal

Data Transfer Formats via I²C Bus


Slave address

A6	A5	A4	A3	A2	A1	A0	W/R
1	0	0	0	1	1	0	0/1


Start and Stop Condition




Bit Transfer




Acknowledge




Data Transmit Format 1



Data Transmit Format 2



Data Receive Format



At the moment of the first acknowledge, the master transmitter becomes a receiver and the slave receiver becomes a transmitter.

The Stop condition is generated by the master.

Optional Data Transmit Format: Automatic Increment Mode



In this transmission method, sub-addresses are incremented automatically and data is set from the specified sub-address.

I²C BUS Conditions

Characteristics	Symbol	Min	Typ.	Max	Unit
Low level input voltage	V _{IL}	0	—	1.5	V
High level input voltage	V _{IH}	2.7	—	V _{CC}	V
Low level output voltage at 3 mA sink current	V _{OL1}	0	—	0.4	V
Input current each I/O pin with an input voltage between 0.1 VDD and 0.9 VDD	I _I	-10	—	10	μA
Capacitance for each I/O pin	C _i	—	—	10	pF
SCL clock frequency	f _{SCL}	0	—	100	kHz
Hold time START condition	t _{HD;STA}	4.0	—	—	μs
Low period of SCL clock	t _{LOW}	4.7	—	—	μs
High period of SCL clock	t _{HIGH}	4.0	—	—	μs
Set-up time for a repeated START condition	t _{SU;STA}	4.7	—	—	μs
Data hold time	t _{HD;DAT}	100	—	—	ns
Data set-up time	t _{SU;DAT}	250	—	—	ns
Set-up time for STOP condition	t _{SU;STO}	4.0	—	—	μs
Bus free time between a STOP and START condition	t _{BUF}	4.7	—	—	μs

Maximum Ratings (Ta = 25°C)

Characteristics	Symbol	Rating	Unit
Power supply voltage	V _{CCmax}	12	V
Input pin voltage	V _{in}	GND – 0.3 to V _{CC} + 0.3	V
Power dissipation	P _D (Note 1)	1136	mW
Power dissipation reduction rate	1/θja	9.1	mW/°C
Operating temperature	T _{opr}	–20 to 70	°C
Storage temperature	T _{stg}	–55 to 150	°C

Note 1: See the figure below.

Note 2: It is possible that this IC function faultily caused by leak problems according to a field intensity from CRT. Put this IC lay-out position to CRT be far more than 20 cm. If there is not enough distance, intercept it by a shield.




Figure 1 PD – Ta Curve

Recommended Operating Conditions

Characteristics	Description	Min	Typ.	Max	Unit
Supply voltage (V _{CC})	Pin 8	8.5	9.0	9.5	V
EHT input voltage	Pin 3	0.0	—	9.0	V
FBP input amplitude	Pin 15	4.0	—	9.0	V
FBP input frequency	Pin 15	28	—	45	kHz
FBP input width	Pin 15	2.5	—	—	μs
SCL/SDA pull-up voltage	Pins 16 and Pins 17	3.0	5.0	9.0	V
LVP input voltage	Pin 21	0.0	—	9.0	V
V input amplitude	Pin 26	3.0	—	9.0	V
V input frequency	Pin 26	50	—	120	Hz
V input width	Pin 26	2.5	—	—	μs
EW PWM input current	Pin 10	—	—	5	mA

Electrical Characteristics (unless otherwise specified, $V_{CC} = 9\text{ V}$, $T_a = 25^\circ\text{C}$)

Current dissipation

Pin Name	Symbol	Test Circuit	Min	Typ.	Max	Unit
V_{CC}	I_{CC}	—	40	50.8	62	mA

Pin voltages

Pin No.	Pin Name	Symbol	Test Circuit	Min	Typ.	Max	Unit
1	V_{REF}	V_1	—	4.60	4.88	5.10	V
6	V -DC REF	V_6	—	4.60	4.88	5.10	V

AC Characteristics



Characteristics	Symbol	Test Circuit	Test Condition	Min	Typ.	Max	Unit
Vertical trigger input shaped voltage	V_{TH}	—	(Note 1)	1.2	1.5	1.7	V
Timing pulse output voltage	V_{TCH}	—	(Note 2)	3.90	4.10	4.30	V
	V_{TCM}	—		2.95	3.15	3.35	
	V_{TCL}	—		0.97	1.07	1.17	
Vertical ramp wave amplitude	V_{RMP}	—	(Note 3)	1.65	1.75	1.85	Vp-p
Vertical drive amplification	GV	—	(Note 4)	21	24	27	dB
Vertical drive output voltage	V_{5H}	—	(Note 5)	2.5	3.3	4.1	V
	V_{5L}	—		0.00	0.00	0.30	
Vertical NF signal amplitude	V_{NFM}	—	(Note 6)	1.65	1.85	2.05	Vp-p
Vertical phase adjustment 1 (V shift) change amount	$V_{DC} (80)$	—	(Note 7)	3.00	3.55	4.10	V
	$V_{DC} (83)$	—		5.65	6.20	6.75	
	V_{DC}	—		2.30	2.65	3.00	
Vertical phase adjustment 2 (V centering) change amount	$V_{DD} (00)$	—	(Note 8)	1.64	1.82	2.00	V
	$V_{DD} (FE)$	—		2.87	3.16	3.45	
	V_{DD}	—		1.30	1.45	1.60	
Vertical amplitude adjustment (picture height) change amount	V_{NFL}	—	(Note 9)	0.85	1.00	1.15	Vp-p
	V_{NFH}	—		2.55	2.75	2.95	
	V_{NFP}	—		43	48	53	%
	V_{NFN}	—		−53	−48	−43	
Vertical linearity correction (V linearity) change amount	$V_1 (00)$	—	(Note 10)	0.90	1.06	1.22	Vp-p
	$V_2 (00)$	—		0.69	0.81	0.93	
	$V_1 (80)$	—		0.82	0.96	1.10	
	$V_2 (80)$	—		0.77	0.91	1.05	
	$V_1 (F8)$	—		0.73	0.86	0.99	
	$V_2 (F8)$	—		0.85	1.00	1.15	
	V_{LIN}	—		9.5	10.5	12.5	%
Vertical symmetry (V symmetry) change amount	$V_{VT} (00)$	—	(Note 11)	4.60	4.95	5.20	V
	$V_{VT} (FF)$	—		5.40	5.70	6.00	
	V_{VT}	—		0.67	0.76	0.85	



Characteristics	Symbol	Test Circuit	Test Condition	Min	Typ.	Max	Unit
Vertical S correction (V S correction) change amount	V _S (80)	—	(Note 12)	1.92	2.26	2.60	Vp-p
	V _S (BF)	—		1.27	1.50	1.73	
	V _S	—		17	21	25	%
Vertical integral correction (V _I correction) change amount	V _I (80)	—	(Note 13)	1.54	1.82	2.10	Vp-p
	V _I (8F)	—		1.62	1.90	2.18	
	V _I	—		3.0	4.0	5.2	%
Vertical EHT compensation (V EHT compensation) change amount	V _E (80)	—	(Note 14)	1.58	1.86	2.14	Vp-p
	V _E (87)	—		1.44	1.69	1.94	
	V _{EHT}	—		8.5	10.0	11.5	%
EHT input dynamic range	V _{EHL}	—	(Note 15)	1.9	2.4	2.9	V
	V _{EHH}	—		5.9	6.4	6.9	
Horizontal amplitude adjustment (picture width) change amount	V _{EV} (00)	—	(Note 16)	5.20	6.15	7.10	V
	V _{EV} (FC)	—		1.30	1.55	1.80	
	V _{EV}	—		4.20	4.60	5.00	
Parabola amplitude adjustment (EW parabola) change amount	V _{PB} (00)	—	(Note 17)	0.00	0.02	0.06	Vp-p
	V _{PB} (20)	—		1.6	2.0	2.3	
	V _{PB} (3F)	—		2.8	3.3	3.8	
	V _{PB}	—		2.8	3.3	3.8	
EW top corner correction (EW top corner) change amount	V _{TC} (00)	—	(Note 18)	2.3	2.8	3.2	Vp-p
	V _{TC} (F8)	—		0.9	1.2	1.4	
	V _{TCP}	—		32	40	46	%
	V _{TCN}	—		-46	-40	-32	
EW bottom corner correction (EW bottom corner) change amount	V _{BC} (00)	—	(Note 19)	2.4	2.8	3.2	Vp-p
	V _{BC} (F8)	—		0.9	1.2	1.4	
	V _{BCP}	—		32	45	55	%
	V _{BCN}	—		-52	-40	-35	
EW corner correction change amount	V _M (00)	—	(Note 20)	2.4	2.8	3.2	Vp-p
	V _M (F8)	—		0.8	1.1	1.4	
	V _{MP}	—		40	47	57	%
	V _{MN}	—		-52	-42	-32	
EW S correction change amount	V _S (00)	—	(Note 21)	2.2	2.6	3.0	Vp-p
	V _S (F8)	—		1.0	1.4	1.6	
	V _{SP}	—		28	35	40	%
	V _{SN}	—		-40	-32	-27	
EW trapezium correction change amount	V _{ET} (00)	—	(Note 22)	2.4	2.7	3.0	ms
	V _{ET} (FE)	—		-3.0	-2.7	-2.4	
	V _{ETP}	—		11.0	13.5	16.0	%
	V _{ETN}	—		-16.0	-13.5	-11.0	
Horizontal EHT compensation (H-EHT compensation) DC change amount	V _{HC} (80)	—	(Note 23)	3.0	3.6	4.2	V
	V _{HC} (87)	—		4.0	4.7	5.4	
	V _{HC}	—		1.0	1.2	1.4	
Parabola amplitude EHT compensation	EHT (1)	—	(Note 24)	1.55	1.90	2.20	Vp-p
	EHT (7)	—		1.65	2.00	2.30	
	EHT	—		2.7	4.0	5.3	%

Characteristics	Symbol	Test Circuit	Test Condition	Min	Typ.	Max	Unit
AGC operating current	V _X (00)	—	(Note 25)	20	35	50	μA
	V _X (40)	—		45	65	85	
	V _X (80)	—		250	340	430	
	V _X (C0)	—		535	715	895	
Sawtooth correction (cent saw) maximum amplitude	V _N (8F)	—	(Note 26)	4.3	5.0	5.7	Vp-p
	V _N (80)	—		4.3	5.0	5.7	
Parabola correction (cent par) maximum amplitude	V _P (F8)	—	(Note 27)	1.9	2.2	2.5	Vp-p
	V _P (08)	—		1.9	2.2	2.5	
Horizontal DF amplitude adjustment (H DF amp)	V _{HD} (80)	—	(Note 28)	2.1	2.8	3.3	Vp-p
	V _{HD} (88)	—		2.4	3.1	4.0	
	V _{HD} (8F)	—		2.6	3.4	4.3	
	V _{HDP}	—		7	10	13	%
	V _{HDN}	—		−15	−12	−7	
Horizontal DF phase adjustment (H DF phase)	T _{HD} (08)	—	(Note 29)	−2.9	−2.1	−0.9	μs
	T _{HD} (F8)	—		0.9	2.1	2.9	
	T _{HD}	—		3.0	4.2	4.8	
Horizontal DF bathtub (H DF curve) adjustment	T _{HB} (00)	—	(Note 30)	15	20	25	μs
	T _{HB} (F0)	—		10	15	20	
	T _{HB}	—		1.1	2.1	3.1	
Vertical DF amplitude adjustment (V DF amp)	V _{VD} (80)	—	(Note 31)	2.05	2.40	2.75	Vp-p
	V _{VD} (88)	—		2.30	2.70	3.10	
	V _{VD} (8F)	—		2.55	3.00	3.45	
	V _{VDP}	—		7	10	13	%
	V _{VDN}	—		−15	−10	−7	
Vertical DF phase adjustment (V DF phase)	T _{VD} (08)	—	(Note 32)	−2.5	−2.0	−1.5	ms
	T _{VD} (F8)	—		1.5	2.0	2.5	
	T _{VD}	—		3.4	4.0	4.6	
LVP detection voltage	V _{LVP}	—	(Note 33)	4.7	5.0	5.3	V
Vertical guard detection voltage	V _{VGH}	—	(Note 34)	7.0	7.3	7.6	V
	V _{VGL}	—		2.1	2.4	2.7	
Vertical guard detection output current (BLK-OUT output current)	I ₂₄	—	(Note 35)	450	630	750	μA
Vertical centering DAC output voltage 1 (V centering)	V _{CA} (00)	—	(Note 36)	0.20	0.50	0.55	V
	V _{CA} (FE)	—		4.7	5.0	5.3	
Vertical centering DAC output voltage 2 (V shift)	V _{CD} (80)	—	(Note 37)	0.20	0.60	0.80	V
	V _{CD} (83)	—		4.7	5.0	5.3	
Vertical centering change amount in V STOP mode	V _Y (00)	—	(Note 38)	1.7	1.9	2.1	V
	V _Y (80)	—		2.25	2.50	2.75	
	V _Y (FE)	—		2.7	3.0	3.3	
Vertical NF signal amplitude at DC coupling	V _{DFB}	—	(Note 39)	0.85	0.95	1.05	Vp-p
Vertical NF center voltage at DC coupling	V _C	—	(Note 40)	2.25	2.50	2.75	V

Characteristics	Symbol	Test Circuit	Test Condition	Min	Typ.	Max	Unit
Vertical ramp cut level	V _{CHH}	—	(Note 41)	20.0	26.0	32.0	%
	V _{CLH}	—		26.0	32.1	38.0	
Analog blanking phase	BLHL	—	(Note 42)	5.05	5.90	6.75	ms
	BLHM	—		2.30	2.70	3.10	
	BLHH	—		—	0.00	0.10	
	BLLL	—		5.10	6.00	6.90	
	BLLM	—		2.05	2.40	3.00	
	BLLH	—		—	0.00	0.10	
Parabola amplitude adjustment (EW parabola) change amount at PWM	V _{PP} (00)	—	(Note 43)	0.00	0.02	0.06	Vp-p
	V _{PP} (20)	—		1.6	2.00	2.30	
	V _{PP} (3F)	—		2.80	3.30	3.80	
	V _{PP}	—		2.80	3.30	3.80	


Test Condition


Note No.	Parameter	Test Condition SW Mode								Test Method (unless otherwise specified, $V_{CC} = 9\text{ V}$, $T_a = 25 \pm 3^\circ\text{C}$, data = preset values)
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
1	Vertical trigger input shaped voltage	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse (figure below) to pin V_{IN}. (2) Increase vertical trigger pulse level (VT) from 0 V_{P-P}. When timing pulse is output to pin 28 (TC FILTER), measure vertical trigger pulse level V_{TH}. 
2	Timing pulse output voltage	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN}. Pulse level (VT) = 3.0 V (2) Measure pin 28 (TC FILTER) voltages (V_{TCH}, V_{TCM}, V_{TCL}) as shown in the figure below. 


Note No.	Parameter	Test Condition SW Mode								Test Method (unless otherwise specified, $V_{CC} = 9\text{ V}$, $T_a = 25 \pm 3^\circ\text{C}$, data = preset values)
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
3	Vertical ramp wave amplitude	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN}. Pulse level (V_T) = 3.0 V (2) Measure pin 29 (V-RAMP FILTER) amplitude V_{RMP} as shown in the figure below.  Pin 29 (V-RAMP FILTER) waveform
4	Vertical drive amplification	OFF	C	ON	OFF	B	ON	A	A	(1) No signal input to pin V_{IN}. (2) Set VD (V-DRIVE mode switch) (sub-address: 00) to AC-Coupling mode (data: 81). (3) Connect external power supply (V_7) to TP7 (V fb). (4) Change external power supply (V_7) until pin 5 (V DRIVE) voltage is 0.8 V. The voltage is made V_{7A}. (5) Measure pin 5 voltage (V_{5A}) when the external power supply voltage is $V_{7A} + 0.2\text{ V}$. (6) Calculate the drive amplification (GV) using the following formula.  Pin 5 (V DRIVE) voltage (V_5) Pin 7 (V NF) external supply voltage (V_7) $GV = 20 \log \left[\frac{V_{5A} - 0.8}{0.2} \right]$


Note No.	Parameter	Test Condition SW Mode								Test Method (unless otherwise specified, $V_{CC} = 9\text{ V}$, $T_a = 25 \pm 3^\circ\text{C}$, data = preset values)
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
5	Vertical drive output voltage	OFF	C	ON	OFF	B	ON	A	A	(1) Measure V_{5H} using the figure for Note 4. (2) Measure V_{5L} using the figure for Note 4.
6	Vertical NF signal amplitude	OFF	C	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN} . Pulse level (V_T) = 3.0 V (2) Set VD (sub-address: 00) to AC-Coupling mode (data: 81). (3) Set V INTEGRAL CORRECTION (sub-address: 08) to center (data: 88). (4) Set V S CORRECTION (sub-address: 09) to center (data: A0). (5) Set V SHIFT (sub-address: 01) data to 82. (6) Measure Pin 7 (V NF) vertical sawtooth amplitude V_{NFM} . Pin 7 (V NF) waveform 


Note No.	Parameter	Test Condition								Test Method (unless otherwise specified, $V_{CC} = 9\text{ V}$, $T_a = 25 \pm 3^\circ\text{C}$, data = preset values)
		SW Mode								
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
7	Vertical phase adjustment 1 (V shift) change amount	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN}. Pulse level (V_T) = 3.0 V (2) Set VD (sub-address: 00) to AC-Coupling mode (data: 81). (3) Set V INTEGRAL CORRECTION (sub-address: 08) to center (data: 88). (4) Set V S CORRECTION (sub-address: 09) to center (data: A0). (5) Set V SHIFT (sub-address: 01) to minimum (data: 80) and measure V_{DC} (80) as shown in the figure below. (6) Set V SHIFT (sub-address: 01) to maximum (data: 83) and measure V_{DC} (83) as shown in the figure below. (7) Calculate change amount V_{DC} using the following formula. Pin 7 (V NF) waveform $V_{DC} (83)$ $V_{DC} (80)$ 10 ms 10 ms $V_{DC} = V_{DC} (83) - V_{DC} (80)$

Note No.	Parameter	Test Condition								Test Method (unless otherwise specified, $V_{CC} = 9\text{ V}$, $T_a = 25 \pm 3^\circ\text{C}$, data = preset values)
		SW Mode								
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
8	Vertical phase adjustment 2 (V centering) change amount	ON	A	OFF	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN}. Pulse level (V_T) = 3.0 V (2) Set VD (sub-address: 00) to DC-Coupling mode (data: 80). (3) Set V INTEGRAL CORRECTION (sub-address: 08) to center (data: 88). (4) Set V S CORRECTION (sub-address: 09) to center (data: A0). (5) Set V CENTERING (sub-address: 05) to minimum (data: 00) and measure V_{DD} (00) as shown in the figure below. (6) Set V CENTERING (sub-address: 05) to maximum (data: FE) and measure V_{DD} (FE) as shown in the figure below. (7) Calculate change amount V_{DD} using the following formula. Pin 7 (V NF) waveform  $V_{DD} = V_{DD} (FE) - V_{DD} (00)$


Note No.	Parameter	Test Condition								Test Method (unless otherwise specified, V _{CC} = 9 V, Ta = 25 ± 3°C, data = preset values)
		SW Mode								
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
9	Vertical amplitude adjustment (picture height) change amount	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN}. Pulse level (V_T) = 3.0 V (2) Set VD (sub-address: 00) to AC-Coupling mode (data: 81). (3) Set V INTEGRAL CORRECTION (sub-address: 08) to center (data: 88). (4) Set V S CORRECTION (sub-address: 09) to center (data: A0). (5) Set V SHIFT (sub-address: 01) data to 82. (6) Set PICTURE HEIGHT (sub-address: 00) to minimum (data: 01) and measure Pin 7 (V_{NF}) amplitude (V_{NFL}). (7) Set PICTURE HEIGHT (sub-address: 00) to maximum (data: FF) and measure Pin 7 (V_{NF}) amplitude (V_{NFH}). (8) Determine variable ranges (V_{NFP}, V_{NFN}) using the following formulas. Pin 7 (V_{NF}) waveform  $V_{NFP} = \frac{V_{NFH} - V_{NFM}}{V_{NFM}} \times 100,$ $V_{NFN} = \frac{V_{NFL} - V_{NFM}}{V_{NFM}} \times 100$


Note No.	Parameter	Test Condition								Test Method (unless otherwise specified, V _{CC} = 9 V, Ta = 25 ± 3°C, data = preset values)
		SW Mode								
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
10	Vertical linearity correction (V linearity) change amount	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN}. Pulse level (VT) = 3.0 V (2) Set VD (sub-address: 00) to AC-Coupling mode (data: 81). (3) Set V INTEGRAL CORRECTION (sub-address: 08) to center (data: 88). (4) Set V S CORRECTION (sub-address: 09) to center (data: A0). (5) Set V SHIFT (sub-address: 01) data to 82. (6) Set V LINEARITY (sub-address: 02) to minimum (data: 00) and measure V₁ (00) and V₂ (00) as shown in the figure below. (7) Set V LINEARITY (sub-address: 02) to center (data: 80) and measure V₁ (80) and V₂ (80) as shown in the figure below. (8) Set V LINEARITY (sub-address: 02) to maximum (data: F8) and measure V₁ (F8) and V₂ (F8) as shown in the figure below. (9) Calculate maximum correction V_{LIN} from measured result using the following formula. Pin 7 (V NF) waveform  $V_{LIN} = \frac{V_1(00) - V_1(F8) + V_2(F8) - V_2(00)}{2 \times [V_1(80) + V_2(80)]} \times 100$


Note No.	Parameter	Test Condition								Test Method (unless otherwise specified, V _{CC} = 9 V, Ta = 25 ± 3°C, data = preset values)
		SW Mode								
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
11	Vertical symmetry (V symmetry) change amount	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN}. Pulse level (V_T) = 3.0 V (2) Set VD (sub-address: 00) to AC-Coupling mode (data: 81). (3) Set V INTEGRAL CORRECTION (sub-address: 08) to center (data: 88). (4) Set V S CORRECTION (sub-address: 09) to center (data: A0). (5) Set V SHIFT (sub-address: 01) data to 82. (6) Set V SYMMETRY (sub-address: 11) to minimum (data: 00) and measure Pin 7 (V NF) voltage V_{VT} (00). (7) Set V SYMMETRY (sub-address: 11) to maximum (data: FF) and measure Pin 7 (V NF) voltage V_{VT} (FF). (8) Calculate change amount V_{VT} using the following formula. Pin 7 (V NF) waveform  V_{VT} = V_{VT} (FF) – V_{VT} (00)


Note No.	Parameter	Test Condition								Test Method
		SW Mode								(unless otherwise specified, V _{CC} = 9 V, Ta = 25 ± 3°C, data = preset values)
SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30			
12	Vertical S correction (V S correction) change amount	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN}. Pulse level (VT) = 3.0 V (2) Set VD (sub-address: 00) to AC-Coupling mode (data: 81). (3) Set V INTEGRAL CORRECTION (sub-address: 08) to center (data: 88). (4) Set V SHIFT (sub-address: 01) to 82. (5) Set V S CORRECTION (sub-address: 09) to minimum (data: 80) and measure V_S (80) as shown in the figure below. (6) Set V S CORRECTION (sub-address: 09) to maximum (data: BF) and measure V_S (BF) as shown in the figure below. (7) Calculate maximum correction V_S using measured result and the following formula. Pin 7 (V NF) waveform  $V_S = \frac{V_S(80) - V_S(8F)}{V_S(80) + V_S(8F)} \times 100$

Note No.	Parameter	Test Condition								Test Method
		SW Mode								(unless otherwise specified, V _{CC} = 9 V, Ta = 25 ± 3°C, data = preset values)
SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30			
13	Vertical integral correction (V _f correction) change amount	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN}. Pulse level (VT) = 3.0 V (2) Set VD (sub-address: 00) to AC-Coupling mode (data: 81). (3) Set V S CORRECTION (sub-address: 09) to center (data: A0). (4) Set V SHIFT (sub-address: 01) to 82. (5) Set V INTEGRAL CORRECTION (sub-address: 08) to minimum (data: 80) and measure V_f (80) as shown in the figure below. (6) Set V INTEGRAL CORRECTION (sub-address: 08) to maximum (data: 8F) and measure V_f (8F) as shown in the figure below. (7) Calculate maximum correction V_f from measured result using the following formula. Pin 7 (V NF) waveform The diagram shows a waveform on a grid. A solid line represents the signal, which rises to a level labeled V_f (8F), remains flat for a short duration, and then ramps down linearly to a level labeled V_f (80). A dashed line shows the continuation of the ramp. Vertical arrows indicate the levels V_f (8F) and V_f (80). Horizontal dashed lines extend from these levels across the grid. $V_f = \frac{V_f(8F) - V_f(80)}{V_f(80)} \times 100$


Note No.	Parameter	Test Condition								Test Method (unless otherwise specified, V _{CC} = 9 V, Ta = 25 ± 3°C, data = preset values)
		SW Mode								
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
14	Vertical EHT compensation (V EHT compensation) change amount	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V _{IN} . Pulse level (VT) = 3.0 V (2) Set VD (sub-address: 00) to AC-Coupling mode (data: 81). (3) Set V SHIFT (sub-address: 01) data to 82. (4) Connect external power supply (DC voltage = 0 V) to pin 3 (EHT IN). (5) Set V-EHT COMPENSATION (sub-address: 02) to minimum (data: 80) and measure Pin 7 (V NF) amplitude V _E (80). (6) Set V-EHT COMPENSATION (sub-address: 02) to maximum (data: 87) and measure Pin 7 (V NF) amplitude V _E (87). (7) Calculate change amount V _{EHT} using the following formula. $V_{EHT} = \frac{V_E(80) - V_E(87)}{V_E(87)} \times 100$
15	EHT input dynamic range	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V _{IN} . Pulse level (VT) = 3.0 V (2) Set VD (sub-address: 00) to AC-Coupling mode (data: 81). (3) Set V SHIFT (sub-address: 01) data to 82. (4) Connect external power supply V ₃ to pin 3 (EHT IN). (5) Set V-EHT COMPENSATION (sub-address: 02) to maximum (data: 87). (6) Change external power supply V ₃ from 1 to 7 V and monitor Pin 7 (V NF) amplitude. (7) When Pin 7 (V NF) amplitude changes, measure V ₃ voltages V _{EHL} and V _{EHH} . 


Note No.	Parameter	Test Condition								Test Method (unless otherwise specified, V _{CC} = 9 V, Ta = 25 ± 3°C, data = preset values)
		SW Mode								
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
16	Horizontal amplitude adjustment (picture width) change amount	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V _{IN} . Pulse level (VT) = 3.0 V (2) Set EW PARABOLA (sub-address: 0A) to minimum (data: 00). (3) Set PICTURE WIDTH to maximum ((sub-address: 01, data: FC) and (sub-address: 0C, data: 81)) and measure Pin 10 (EW FD) voltage V _{EV} (FC). (4) Set PICTURE WIDTH to minimum ((sub-address: 01, data: 00) and (sub-address: 0C, data: 80)) and measure Pin 13 (EW FD) voltage V _{EV} (00). (5) Calculate change amount V _{EV} using the following formula. V _{EV} = V _{EV} (FC) – V _{EV} (00)
17	Parabola amplitude adjustment (EW parabola) change amount	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V _{IN} . Pulse level (VT) = 3.0 V (2) Set PICTURE WIDTH (sub-address: 01) to maximum (data: FC). (3) Apply external power supply (DC voltage = 7 V) to pin 3 (EHT IN). (4) Set EW PARABOLA (sub-address: 0A) to minimum (data: 00) and measure Pin 13 (EW FD) amplitude V _{PB} (00). (5) Set EW PARABOLA (sub-address: 0A) to center (data: 20) and measure Pin 13 (EW FD) amplitude V _{PB} (20). (6) Set EW PARABOLA (sub-address: 0A) to maximum (data: 3F) and measure Pin 13 (EW FD) amplitude V _{PB} (3F). (7) Calculate change amount V _{PB} using the following formula.  Pin 13 (EW FD) waveform V _{PB} = V _{PB} (3F) – V _{PB} (00)


Note No.	Parameter	Test Condition								Test Method (unless otherwise specified, $V_{CC} = 9\text{ V}$, $T_a = 25 \pm 3^\circ\text{C}$, data = preset values)
		SW Mode								
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
18	EW top corner correction (EW top corner) change amount	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN}. Pulse level (V_T) = 3.0 V (2) Apply external power supply (DC voltage = 7 V) to pin 3 (EHT IN). (3) Set EW PARABOLA (sub-address: 0A) to center (data: 20). (4) Set EW TOP CORNER (sub-address: 0C) to minimum (data: 00) and measure Pin 13 (EW FD) amplitude V_{TC} (00). (5) Set EW TOP CORNER (sub-address: 0C) to maximum (data: F8) and measure Pin 13 (EW FD) amplitude V_{TC} (F8). (6) Calculate change amounts V_{TCP} and V_{TCN} using the following formulas.  Pin 13 (EW FD) waveform $V_{TCP} = \frac{V_{TC} (00) - V_{PB} (20)}{V_{PB} (20)} \times 100$ $V_{TCN} = \frac{V_{TC} (F8) - V_{PB} (20)}{V_{PB} (20)} \times 100$


Note No.	Parameter	Test Condition								Test Method (unless otherwise specified, V _{CC} = 9 V, Ta = 25 ± 3°C, data = preset values)
		SW Mode								
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
19	EW bottom corner correction (EW bottom corner) change amount	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN}. Pulse level (V_T) = 3.0 V (2) Apply external power supply (DC voltage = 7 V) to pin 3 (EHT IN). (3) Set EW PARABOLA (sub-address: 0A) to center (data: 20). (4) Set EW BTM CORNER (sub-address: 0D) to minimum (data: 00) and measure Pin 13 (EW FD) amplitude V_{BC} (00). (5) Set EW BTM CORNER (sub-address: 0D) to maximum (data: F8) and measure Pin 13 (EW FD) amplitude V_{BC} (F8). (6) Calculate change amounts V_{BCP} and V_{BCN} using the following formulas.  Pin 13 (EW FD) waveform $V_{BCP} = \frac{V_{BC} (00) - V_{PB} (20)}{V_{PB} (20)} \times 100$ $V_{BCN} = \frac{V_{BC} (F8) - V_{PB} (20)}{V_{PB} (20)} \times 100$




Note No.	Parameter	Test Condition SW Mode								Test Method (unless otherwise specified, $V_{CC} = 9\text{ V}$, $T_a = 25 \pm 3^\circ\text{C}$, data = preset values)
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
20	EW corner correction change amount	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN} . Pulse level (V_T) = 3.0 V (2) Apply external power supply (DC voltage = 7 V) to pin 3 (EHT IN). (3) Set EW PARABOLA (sub-address: 0A) to center (data: 20). (4) Set EW CORNER (sub-address: 0F) to minimum (data: 00) and measure Pin 13 (EW FD) amplitude V_M (00). (5) Set EW CORNER (sub-address: 0F) to maximum (data: F8) and measure Pin 13 (EW FD) amplitude V_M (F8). (6) Calculate change amounts V_{MP} and V_{MN} using the following formulas. Pin 13 (EW FD) waveform $V_{MP} = \frac{V_M(00) - V_{PB}(20)}{V_{PB}(20)} \times 100$ $V_{MN} = \frac{V_M(F8) - V_{PB}(20)}{V_{PB}(20)} \times 100$



Note No.	Parameter	Test Condition								Test Method (unless otherwise specified, $V_{CC} = 9\text{ V}$, $T_a = 25 \pm 3^\circ\text{C}$, data = preset values)
		SW Mode								
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
21	EW S correction change amount	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN}. Pulse level (VT) = 3.0 V (2) Apply external power supply (DC voltage = 7 V) to pin 3 (EHT IN). (3) Set EW PARABOLA (sub-address: 0A) to center (data: 20). (4) Set S CORRECTION (sub-address: 0E) to minimum (data: 00) and measure Pin 13 (EW FD) amplitude V_S (00). (5) Set S CORRECTION (sub-address: 0E) to maximum (data: F8) and measure Pin 13 (EW FD) amplitude V_S (F8). (6) Calculate change amounts V_{SP} and V_{SN} using the following formulas.  Pin 13 (EW FD) waveform $V_{SP} = \frac{V_S(00) - V_{PB}(20)}{V_{PB}(20)} \times 100$ $V_{SN} = \frac{V_S(F8) - V_{PB}(20)}{V_{PB}(20)} \times 100$


Note No.	Parameter	Test Condition								Test Method (unless otherwise specified, $V_{CC} = 9\text{ V}$, $T_a = 25 \pm 3^\circ\text{C}$, data = preset values)
		SW Mode								
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
22	EW trapezium correction change amount	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN}. Pulse level (V_T) = 3.0 V (2) Apply external power supply (DC voltage = 7 V) to pin 3 (EHT IN). (3) Set EW PARABOLA (sub-address: 0A) to maximum (data: 3F). (4) Set EW TRAPEZIUM (sub-address: 0B) to minimum (data: 00) and measure Pin 13 (EW FD) phase V_{ET} (00). (5) Set EW TRAPEZIUM (sub-address: 0B) to maximum (data: FE) and measure Pin 13 (EW FD) phase V_{ET} (FE). (6) Calculate change amounts V_{ETP} and V_{ETN} using the following formulas.  Pin 13 (EW FD) waveform $V_{ETP} = \frac{V_{ET}(\text{FE})}{20} \times 100$$V_{ETN} = \frac{V_{ET}(\text{00})}{20} \times 100$

Note No.	Parameter	Test Condition								Test Method (unless otherwise specified, V _{CC} = 9 V, Ta = 25 ± 3°C, data = preset values)
		SW Mode								
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
23	Horizontal EHT compensation (H-EHT compensation) DC change amount	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN}. Pulse level (V_T) = 3.0 V (2) Apply external power supply (DC voltage = 1 V) to pin 3 (EHT IN). (3) Set H-EHT COMPENSATION (sub-address: 03) to minimum (data: 80) and measure Pin 13 (EW FD) amplitude V_{HC} (80). (4) Set H-EHT COMPENSATION (sub-address: 03) to maximum (data: 87) and measure Pin 13 (EW FD) amplitude V_{HC} (87). (5) Calculate change amount V_{HC} using the following formula.  Pin 13 (EW FD) waveform V_{HC} = V_{HC} (87) – V_{HC} (80)


Note No.	Parameter	Test Condition SW Mode								Test Method (unless otherwise specified, $V_{CC} = 9\text{ V}$, $T_a = 25 \pm 3^\circ\text{C}$, data = preset values)
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
24	Parabola amplitude EHT compensation	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN} . Pulse level (VT) = 3.0 V (2) Apply external power supply V_3 to pin 3 (EHT IN). (3) Set EW PARABOLA (sub-address: 0A) to center (data: 20). (4) Set external power supply V_3 to 7 V and measure Pin 13 (EW FD) amplitude EHT (7). (5) Set external power supply V_3 to 1 V and measure Pin 13 (EW FD) amplitude EHT (1). (6) Calculate change amount EHT using the following formula. $\text{EHT} = \frac{\text{EHT (7)} - \text{EHT (1)}}{\text{EHT (7)}} \times 100$
25	AGC operating current	OFF	B	ON	OFF	B	ON	A	B	(1) Input vertical trigger pulse to pin V_{IN} . Pulse level (VT) = 3.0 V (2) When V AGC (sub-address: 09) is switched, set data to 00, 40, 80, and C0 and measure the following. (3) Connect GND through 200 Ω to pin 30 (AGC FILTER). (4) Monitor pin 30 (AGC FILTER) and measure pulse levels V_X (00), V_X (40), V_X (80), and V_X (C0) as shown in the figure below. (5) Calculate output currents (I_X (00), I_X (40), I_X (80), I_X (C0) using the following formula.  Pin 30 (AGC FILTER) waveform $I_X (**) = \frac{V_X (**)}{200\ \Omega}$

Note No.	Parameter	Test Condition SW Mode								Test Method (unless otherwise specified, $V_{CC} = 9\text{ V}$, $T_a = 25 \pm 3^\circ\text{C}$, data = preset values)
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
26	Sawtooth correction (cent saw) maximum amplitude	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN} . Pulse level (V_T) = 3.0 V (2) Set CENTER SAW (sub-address: 10) to maximum (data: 8F) and measure pin 23 (CENT OUT) amplitude V_N (8F). (3) Set CENTER SAW (sub-address: 10) to minimum (data: 80) and measure pin 23 (CENT OUT) amplitude V_N (80).  Pin 23 (CENT OUT) waveform  Pin 23 (CENT OUT) waveform
27	Parabola correction (cent par) maximum amplitude	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN} . Pulse level (V_T) = 3.0 V (2) Set CENTER PARABOLA (sub-address: 10) to maximum (data: F8) and measure pin 23 (CENT OUT) amplitude V_P (F8). (3) Set CENTER PARABOLA (sub-address: 10) to minimum (data: 08) and measure pin 23 (CENT OUT) amplitude V_P (08).  Pin 23 (CENT OUT) waveform  Pin 23 (CENT OUT) waveform


Note No.	Parameter	Test Condition								Test Method (unless otherwise specified, V _{CC} = 9 V, Ta = 25 ± 3°C, data = preset values)
		SW Mode								
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
28	Horizontal DF amplitude adjustment (H DF amp)	OFF	B	ON	OFF	B	ON	A	A	(1) Input horizontal trigger pulse (figure below) to pin 15 (FBP IN). Pulse level (HT) = 4.0 V  (2) Set H-DF CURVE (sub-address: 08) to maximum (data: F0). (3) Set H-DF AMPLITUDE (sub-address: 07) to minimum (data: 80) and measure pin 20 (H-DF OUT) amplitude V_{HD} (80). (4) Set H-DF AMPLITUDE (sub-address: 07) to center (data: 88) and measure pin 20 (H-DF OUT) amplitude V_{HD} (88). (5) Set H-DF AMPLITUDE (sub-address: 07) to maximum (data: 8F) and measure pin 20 (H-DF OUT) amplitude V_{HD} (8F). (6) Calculate change amounts V_{HDP} and V_{HDN} using the following formulas.  Pin 20 (H-DF OUT) waveform $V_{HDP} = \frac{V_{HD} (8F) - V_{HD} (88)}{V_{HD} (88)} \times 100$ $V_{HDN} = \frac{V_{HD} (80) - V_{HD} (88)}{V_{HD} (88)} \times 100$


Note No.	Parameter	Test Condition								Test Method
		SW Mode								(unless otherwise specified, V _{CC} = 9 V, Ta = 25 ± 3°C, data = preset values)
SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30			
29	Horizontal DF phase adjustment (H DF phase)	OFF	B	ON	OFF	B	ON	A	A	(1) Input horizontal trigger pulse (figure below) to pin 15 (FBP IN). Pulse level (HT) = 4.0 V (2) Set H-DF CURVE (sub-address: 08) to maximum (data: F0). (3) Set H-DF PHASE (sub-address: 07) to minimum (data: 08) and measure pin 20 (H-DF OUT) phase T_{HD} (08). (4) Set H-DF PHASE (sub-address: 07) to maximum (data: F8) and measure pin 20 (H-DF OUT) phase T_{HD} (F8). (5) Calculate change amount T_{HD} using the following formula.  Pin 20 (H-DF OUT) waveform T_{HD} = T_{HD} (08) + T_{HD} (F8)



Note No.	Parameter	Test Condition								Test Method
		SW Mode								(unless otherwise specified, V _{CC} = 9 V, Ta = 25 ± 3°C, data = preset values)
SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30			
30	Horizontal DF bathtub (H DF curve) adjustment	OFF	B	ON	OFF	B	ON	A	A	(1) Input horizontal trigger pulse (figure below) to pin 15 (FBP IN). Pulse level (HT) = 4.0 V (2) Set H-DF AMPLITUDE (sub-address: 07) to maximum (data: 8F). (3) Set H-DF CURVE (sub-address: 08) to minimum (data: 00) and measure pin 20 (H-DF OUT) phase T_{HB} (00). (4) Set H-DF CURVE (sub-address: 08) to maximum (data: F0) and measure pin 20 (H-DF OUT) phase T_{HB} (F0). (5) Calculate change amount T_{HB} using the following formula. Pin 20 (H-DF OUT) waveform $T_{HB} = \frac{T_{HB} (00) - T_{HB} (F0)}{2}$

Note No.	Parameter	Test Condition								Test Method
		SW Mode								(unless otherwise specified, V _{CC} = 9 V, Ta = 25 ± 3°C, data = preset values)
SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30			
31	Vertical DF amplitude adjustment (V DF amp)	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN}. Pulse level (VT) = 3.0 V (2) Set V-DF AMPLITUDE (sub-address: 06) to minimum (data: 80) and measure pin 22 (V-DF OUT) amplitude V_{VD} (80). (3) Set V-DF AMPLITUDE (sub-address: 06) to center (data: 88) and measure pin 22 (V-DF OUT) amplitude V_{VD} (88). (4) Set V-DF AMPLITUDE (sub-address: 06) to maximum (data: 8F) and measure pin 22 (V-DF OUT) amplitude V_{VD} (8F). (5) Calculate change amounts V_{VDP} and V_{VDN} using the following formulas.  Pin 22 (V-DF OUT) waveform $V_{VDP} = \frac{V_{VD} (80) - V_{VD} (88)}{V_{VD} (88)} \times 100$$V_{VDN} = \frac{V_{VD} (8F) - V_{VD} (88)}{V_{VD} (88)} \times 100$

Note No.	Parameter	Test Condition								Test Method (unless otherwise specified, V _{CC} = 9 V, Ta = 25 ± 3°C, data = preset values)
		SW Mode								
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
32	Vertical DF phase adjustment (V DF phase)	OFF	B	ON	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V _{IN} . Pulse level (VT) = 3.0 V (2) Set V-DF PHASE (sub-address: 06) to minimum (data: 08) and measure pin 22 (V-DF OUT) phase T _{VD} (08). (3) Set V-DF PHASE (sub-address: 06) to maximum (data: F8) and measure pin 22 (V-DF OUT) phase T _{VD} (F8). (4) Calculate change amount T _{VD} using the following formula. T _{VD} = T _{VD} (08) + T _{VD} (F8)
33	LVP detection voltage	OFF	B	ON	OFF	B	ON	B	A	(1) Connect external supply voltage V ₈ to TP21 (LVP). (2) Decrease external supply voltage V ₈ from 9 V. When D5 data in Read mode changes from 0 to 1, measure TP21 voltage V _{LVP} .
34	Vertical guard detection voltage	OFF	C	ON	OFF	B	ON	A	A	(1) Connect external supply voltage V ₇ to TP7 (V NF). (2) Switch to VD (sub-address: 00) to AC-Coupling mode (data: 81). (3) Increase external supply voltage V ₇ from 5.5 V. When D3 data in Read mode changes from 0 to 1, measure TP7 voltage V _{VGH} . (4) Decrease external supply voltage V ₇ from 5.5 V. When D3 data in Read mode changes from 0 to 1, measure TP7 voltage V _{VGL} .
35	Vertical guard detection output current (BLK-OUT output current)	OFF	C	ON	OFF	B	ON	A	A	(1) Connect external supply voltage V ₇ = 8 V to TP7 (V NF). (2) Measure pin 24 (BLK OUT) voltage V ₂₄ and calculate output current (I ₂₄) using the following formula. $I_{24} = \frac{V_{24}}{10\text{ k}\Omega}$
36	Vertical centering DAC output voltage 1 (V centering)	OFF	B	ON	OFF	B	ON	A	A	(1) Set VD (sub-address: 00) to AC-Coupling mode (data: 81). (2) Set V CENTERING (sub-address: 05) to minimum (data: 00) and measure pin 2 (CENTER DAC) voltage V _{CA} (00). (3) Set V CENTERING (sub-address: 05) to maximum (data: FE) and measure pin 2 (CENTER DAC) voltage V _{CA} (FE).
37	Vertical centering DAC output voltage 2 (V shift)	OFF	A	OFF	OFF	B	ON	A	A	(1) Set VD (sub-address: 00) to DC-Coupling mode (data: 80). (2) Set V SHIFT (sub-address: 01) to minimum (data: 80) and measure pin 2 (CENTER DAC) voltage V _{CD} (80). (3) Set V SHIFT (sub-address: 01) to maximum (data: 83) and measure pin 2 (CENTER DAC) voltage V _{CD} (83).

Note No.	Parameter	Test Condition								Test Method (unless otherwise specified, V _{CC} = 9 V, Ta = 25 ± 3°C, data = preset values)
		SW Mode								
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
38	Vertical centering change amount in V STOP mode	ON	A	OFF	OFF	B	ON	A	A	(1) Set VD (sub-address: 00) to DC-Coupling mode (data: 80). (2) Set to V STOP (sub-address: 0B, data: 81). (3) Set V CENTERING (sub-address: 05) to minimum (data: 00) and measure Pin 7 (V NF) voltage V _Y (00). (4) Set V CENTERING (sub-address: 05) to center (data: 80) and measure Pin 7 (V NF) voltage V _Y (80). (5) Set V CENTERING (sub-address: 05) to minimum (data: FE) and measure Pin 7 (V NF) voltage V _Y (FE).
39	Vertical NF signal amplitude at DC coupling	ON	A	OFF	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V _{IN} . Pulse level (V _T) = 3.0 V (2) Set VD (sub-address: 00) to DC-Coupling mode (data: 80). (3) Measure vertical Pin 7 (V NF) sawtooth width V _{DFB} . Pin 7 (V NF) waveform 


Note No.	Parameter	Test Condition								Test Method (unless otherwise specified, $V_{CC} = 9\text{ V}$, $T_a = 25 \pm 3^\circ\text{C}$, data = preset values)
		SW Mode								
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
40	Vertical NF center voltage at DC coupling	ON	A	OFF	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN}. Pulse level (V_T) = 3.0 V (2) Set VD (sub-address: 00) to DC-Coupling mode (data: 80). (3) Measure center voltage V_C as shown in the figure below. Pin 7 (V NF) waveform 

Note No.	Parameter	Test Condition								Test Method
		SW Mode								(unless otherwise specified, $V_{CC} = 9\text{ V}$, $T_a = 25 \pm 3^\circ\text{C}$, data = preset values)
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
41	Vertical ramp cut level	ON	A	OFF	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN}. Pulse level (V_T) = 3.0 V (2) Set VD (sub-address: 00) to DC-Coupling mode (data: 80). (3) Set V INTEGRAL CORRECTION (sub-address: 08) to center (data: 8F). (4) Set V S CORRECTION (sub-address: 09) to center (data: A0). Pin 7 (V NF) waveform  (5) Measure amplitudes V_T and V_B as shown in the figure below. (6) Set V-RAMP to maximum and measure amplitudes V_{TH} and V_{BH}. Sub-address 04 data: 87 Sub-address 05 data: 81 Pin 7 (V NF) waveform  (7) Calculate cut levels using the following formulas. $V_{CHH} = \frac{V_{TH} - V_{BH}}{V_T - V_{BH}} \times 100$$V_{CLH} = \frac{V_B - V_{BH}}{V_B} \times 100$


Note No.	Parameter	Test Condition								Test Method (unless otherwise specified, V _{CC} = 9 V, Ta = 25 ± 3°C, data = preset values)
		SW Mode								
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
42	Analog blanking phase	ON	A	OFF	OFF	B	ON	A	A	(1) Input vertical trigger pulse to pin V_{IN}. Pulse level (VT) = 3.0 V, 60Hz (2) Set VD (sub-address: 00) to DC-Coupling mode (data: 80). (3) Set V INTEGRAL CORRECTION (sub-address: 08) to center (data: 8F). (4) Set V S CORRECTION (sub-address: 09) to center (data: A0). (5) AS shown in the figure below, measure analog blanking phase in relation to pin 26 (V_{IN}) under the following conditions. (6) Set ANALOG V-BLK STOP PHASE (sub-address: 03) to minimum (data: 00) and measure blanking phase BLHL. (7) Set ANALOG V-BLK STOP PHASE (sub-address: 03) to center (data: 80) and measure blanking phase BLHM. (8) Set ANALOG V-BLK STOP PHASE (sub-address: 03) to maximum (data: F8) and measure blanking phase BLHH. (9) Set ANALOG V-BLK START PHASE (sub-address: 04) to minimum (data: 00) and measure blanking phase BLLL. (10) Set ANALOG V-BLK START PHASE (sub-address: 04) to center (data: 80) and measure blanking phase BLLM. (11) Set ANALOG V-BLK START PHASE (sub-address: 04) to maximum (data: F8) and measure blanking phase BL LH. Vertical trigger pulse Pin 24 (BLK OUT)

Note No.	Parameter	Test Condition								Test Method (unless otherwise specified, $V_{CC} = 9\text{ V}$, $T_a = 25 \pm 3^\circ\text{C}$, data = preset values)
		SW Mode								
		SW6	SW7	SW8	SW10	SW13	SW14	SW21	SW30	
43	Parabola amplitude adjustment (EW parabola) change amount at PWM	OFF	B	ON	ON	A	OFF	A	A	(1) Input vertical trigger pulse to pin V_{IN}. Pulse level (V_T) = 3.0 V (2) Set PICTURE WIDTH (sub-address: 01) to maximum (data: 8C). (3) Apply external power supply (DC voltage = 7 V) to pin 3 (EHT IN). (4) Set EW PARABOLA (sub-address: 0A) to minimum (data: 00) and measure Pin 13 (EW FD) amplitude V_{PP} (00). (5) Set EW PARABOLA (sub-address: 0A) to center (data: 20) and measure Pin 13 (EW FD) amplitude V_{PP} (20). (6) Set EW PARABOLA (sub-address: 0A) to maximum (data: 3F) and measure Pin 13 (EW FD) amplitude V_{PP} (3F). (7) Calculate change amount V_{PP} using the following formula. Pin 13 (EW FD) waveform $V_{PP} = V_{PP} (3F) - V_{PP} (00)$


Test Circuit



Application Circuit 1 (V-AC coupling/EW parabola output)



Application Circuit 2 (V-DC coupling/EW PWM output)







⊗ Mylar capacitor

Package Dimensions

SSOP30-P-375-1.00

Unit : mm



Weight: 0.63 g (typ.)

About solderability, following conditions were confirmed

- Solderability
 - (1) Use of Sn-63Pb solder Bath
 - solder bath temperature = 230°C
 - dipping time = 5 seconds
 - the number of times = once
 - use of R-type flux
 - (2) Use of Sn-3.0Ag-0.5Cu solder Bath
 - solder bath temperature = 245°C
 - dipping time = 5 seconds
 - the number of times = once
 - use of R-type flux

RESTRICTIONS ON PRODUCT USE

030619EBA

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.