

8155(H)/8156(H)

2048-Bit Static MOS RAM with I/O Ports and Timer

DISTINCTIVE CHARACTERISTICS

- 256 word x 8-bits
- Single +5 V power supply
- Completely static operation
- Internal address latch
- 2 programmable 8-bit I/O ports
- 1 programmable 6-bit I/O port
- Programmable 14-bit binary counter/timer
- Multiplexed address and data bus


GENERAL DESCRIPTION

The 8155(H) and 8156(H) are RAM and I/O chips to be used in the 8085AH MPU system. The RAM portion is designed with 2K bit static cells organized as 256 x 8. They have a maximum access time of 400ns to permit use with no wait states in 8085AH CPU. The 8155H-2 and 8156H-2 have maximum access times of 330ns for use with the 8085AH. The I/O portion consists of three general purpose

I/O ports. One of the three ports can be programmed to be status pins, thus allowing the other two ports to operate in handshake mode.

A 14-bit programmable counter/timer is also included on chip to provide either a square wave or terminal count pulse for the CPU system depending on timer mode.


BLOCK DIAGRAM



*8155H = $\overline{CE}$, 8156H = CE

CONNECTION DIAGRAM Top View

DIPs



CD005584


Note: Pin 1 is marked for orientation.

ORDERING INFORMATION

Commodity Products

AMD commodity products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Temperature Range
- b. Package Type
- c. Device Number
- d. Speed Option
- e. Optional Processing



Valid Combinations

P, D	8155
	8155H
	8155-2
	8155H-2
	8156
	8156H
	8156-2
D, ID	8156H-2
	8155B
	8155HB
	8155-2B
	8155H-2B
	8156B
	8156HB
	8156-2B
	8156H-2B

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

*This device is also available in Military temperature range. See MOS Microprocessors and Peripherals Military Handbook (Order #09275A/0) for electrical performance characteristics.

PIN DESCRIPTION

Pin No.	Name	I/O	Description
4	RESET	I	The Reset signal is a pulse provided by the 8085AH to initialize the system. Input high on this line resets the chip and initializes the three I/O ports to input mode. The width of RESET pulse should typically be 600ns. (Two 8085AH clock cycle times).
12-19	AD ₀ -AD ₇	I/O	These are 3-state Address/Data lines that interface with the CPU lower 8-bit Address/Data Bus. The 8-bit address is latched into the address latch on the falling edge of the ALE. The address can be either for the memory section or the I/O section depending on the polarity of the IO/ $\overline{M}$ input signal. The 8-bit data is either written into the chip or read from the chip depending on the status of WRITE or READ input signal.
8	CE OR $\overline{CE}$	I	Chip Enable: On the 8155(H) this pin is $\overline{CE}$ and is active low. On the 8156(H) this pin is CE and is active high.
9	$\overline{RD}$	I	Input low on this line with the Chip Enable active enables the AD ₀₋₇ buffers. If IO/ $\overline{M}$ pin is LOW, the RAM content will be read out to the AD bus. Otherwise, the content of the selected I/O port will be read to the AD bus.
10	$\overline{WR}$	I	Input low on this line with the Chip Enable active causes the data on the AD lines to be written to the RAM or I/O ports, depending on the polarity of IO/ $\overline{M}$.
11	ALE	I	Address Latch Enable: This control signal latches the address on the AD ₀₋₇ lines and the state of the Chip Enable and IO/ $\overline{M}$ into the chip at the falling edge of ALE.
7	IO/ $\overline{M}$	I	IO/MEMORY Select: This line selects the memory if LOW and selects the IO if HIGH.
21-28	PA ₀ -PA ₇	I/O	These 8 pins are general purpose I/O pins. The in/out direction is selected by programming the Command/Status Register.
29-36	PB ₀ -PB ₇	I/O	These 8 pins are general purpose I/O pins. The in/out direction is selected by programming the Command/Status Register.
37-39, 1, 2, 5	PC ₀ -PC ₅	I/O	These 6 pins can function as either input port, output port, or as control signals for PA and PB. Programming is done through the C/S Register. When PC ₀₋₅ are used as control signals, they will provide the following: PC ₀ -A INTR (Port A Interrupt) PC ₁ -A BF (Port A Buffer Full) PC ₂ -A $\overline{STB}$ (Port A Strobe) PC ₃ -B INTR (Port B Interrupt) PC ₄ -B BF (Port B Buffer Full) PC ₅ -B $\overline{STB}$ (Port B Strobe)
3	TIMER IN	I	This is the timer input to the counter timer.
6	TIMER OUT	O	This pin is the timer output. This output can be either a square wave or a pulse depending on the timer mode.
40	V _{CC}		+5 volt supply.
20	V _{SS}		Ground reference.


DETAILED DESCRIPTION

The 8155(H)/8156(H) includes the following operational features:

- 2K Bit Static RAM organized as 256 x 8
- Two 8-bit I/O ports (PA and PB) and one 6-bit I/O port (PC)
- 14-bit down counter

The I/O portion contains four registers (Command/Status, PA₀₋₇, PB₀₋₇, PC₀₋₅). The IO/ $\overline{M}$ (IO/Memory Select) pin selects the I/O or the memory (RAM) portion. Detailed descriptions of memory, I/O ports and timer functions will follow.

The 8-bit address on the AD lines, the Chip Enable input, and IO/ $\overline{M}$ are all latched on chip at the falling edge of ALE. A LOW on the IO/ $\overline{M}$ must be provided to select the memory section.



WF008872

Note: For detailed timing diagram information, see Read/Write Cycle Timing Diagrams and Switching Characteristics.


Figure 1. Memory Read/Write Cycle

PROGRAMMING INFORMATION

The Command/Status Register

The command register consists of eight latches, one for each bit. Four bits (0-3) define the mode of the ports. Two bits (4-5) enable or disable the interrupt from Port C when it acts as control port, and the last two bits (6-7) are for the timer.

The C/S register contents can be altered at any time by using the I/O address XXXXX000 during a WRITE operation. The meaning of each bit of the command byte is defined as follows:




DF003361

Figure 2. Command/Status Register Bit Assignment

Reading the Command/Status Register

The status register consists of seven latches, one for each bit: six (0-5) for the status of the ports and one (6) for the status of the timer.

The status of the timer and the I/O section can be polled by reading the C/S Register (Address XXXXX000). Status word format is shown below:



DF003370

Figure 3. Command/Status Register Status Word Format

Input/Output Section

The I/O section of the 8155(H)/8156(H) consists of four registers as described below.

- **Command/Status Register (C/S)**— This register is assigned the address XXXXX000. The C/S address serves a dual purpose.

When the C/S register is selected during WRITE operation, a command is written into the command register. The contents of this register are not accessible through the pins.

When the C/S (XXXXX000) is selected during a READ operation, the status information of the I/O ports and the timer becomes available on the AD₀₋₇ lines.

- **PA Register**— This register can be programmed to be either input or output ports, depending on the status of the contents of the C/S Register. Also, depending on the command, this port can operate in either the basic mode or the strobed mode (see timing diagram). The I/O pins assigned in relation to this register are PA₀₋₇. The address of this register is XXXXX001.
- **PB Register**— This register functions the same as PA Register. The I/O pins assigned are PB₀₋₇. The address of this register is XXXXX010.
- **PC Register**— This register has the address XXXXX011 and contains only 6 bits. The 6 bits can be programmed to be either input ports, output ports or as control signals for PA and PB properly programming the AD₂ and AD₃ bits of the C/S register.

When PC₀₋₅ is used as a control port, 3 bits are assigned for Port A and 3 for Port B. The first bit is an interrupt that the 8155(H) sends out. The second is an output signal indicating whether the buffer is full or empty, and the third is an input pin to accept a strobe for the strobed input mode. See Table 1.

When the "C" port is programmed to either ALT3 or ALT4, the control signals for PA and PB are initialized as follows:


Control	Input Mode	Output Mode
BF	LOW	LOW
INTR	LOW	HIGH
STB	Input Control	Input Control

The set and reset of INTR and BF with respect to STB, WR and RD timing are shown in Strobed I/O Timing Diagrams.

To summarize, the register's assignments are:

Address	Pinouts	Functions	No. of Bits
XXXXX000	Internal	Command/Status Register	8
XXXXX001	PA ₀₋₇	General Purpose I/O Port	8
XXXXX010	PB ₀₋₇	General Purpose I/O Port	8
XXXXX011	PC ₀₋₅	General Purpose I/O Port or Control Lines	6

The following diagram shows how I/O Ports A and B are structured within the 8155(H) and 8156(H):



AF003060

Figure 4. 8155(H)/8156(H) One Bit of Port A or Port B

- Notes: 1. Output Mode
2. Simple Input
3. Strobed Input

Multiplexer Control

4. = 1 for output mode.

- = 0 for input mode.

Read Port = $(IO/\bar{M} = 1) \cdot (\bar{RD} = 0) \cdot (CE \text{ active}) \cdot (\text{Port address selected})$

Write Port = $(IO/\bar{M} = 1) \cdot (WR = 0) \cdot (CE \text{ active}) \cdot (\text{Port address selected})$

Note in the diagram that when the I/O ports are programmed to be output ports, the contents of the output ports can still be read by a READ operation when appropriately addressed.

Note also that the output latch is cleared when the port enters the input mode. The output latch cannot be loaded by writing to the port if the port is in the input mode. The result is that each time a port mode is changed from input to output, the output pins will go LOW. When the 8155(H)/8156(H) is RESET, the output latches are all cleared and all 3 ports enter the input mode.

When in the ALT 1 or ALT 2 modes, the bits of Port C are structured like the diagram above in the simple input or output mode, respectively.

Reading from an input port with nothing connected to the pins will provide unpredictable results.

Table 1. Table of Port Control Assignment

Pin	ALT 1	ALT 2	ALT 3	ALT 4
PC0	Input Port	Output Port	A INTR (Port A Interrupt)	A INTR (Port A Interrupt)
PC1	Input Port	Output Port	A BF (Port A Buffer Full)	A BF (Port A Buffer Full)
PC2	Input Port	Output Port	A $\overline{STB}$ (Port A Strobe)	A $\overline{STB}$ (Port A Strobe)
PC3	Input Port	Output Port	Output Port	B INTR (Port B Interrupt)
PC4	Input Port	Output Port	Output Port	B $\overline{BF}$ (Port B Buffer Full)
PC5	Input Port	Output Port	Output Port	B $\overline{STB}$ (Port B Strobe)

Timer Section

The timer is a 14-bit down counter that counts the "timer input" pulses and provides either a square wave or pulse when terminal count (TC) is reached.

The timer has the I/O address XXXXX100 for the low order byte of the register and the I/O address XXXXX101 for the high order byte of the register.

To program the timer, the COUNT LENGTH REG is loaded first, one byte at a time, by selecting the timer addresses. Bits 0 - 13 will specify the length of the next count, and bits 14 - 15 will specify the timer output mode. The value loaded into the count length register can have any value from 2_H through 3FFF_H in bits 0 - 13.

There are four modes to choose from:

0 - Puts out LOW during second half of count

1 - Square wave

2 - Single pulse upon TC being reached

3 - Repetitive single pulse every time TC is readied and automatic reload of counter upon TC being reached until instructed to stop by a new command loaded into C/S.

Bits 6 - 7 of the Command/Status Register Contents are used to start and stop the counter. There are four commands to choose from. (See the further description on Command/Status Register.)

C/S7 C/S6

- | | | |
|---|---|---|
| 0 | 0 | NOP - Do not affect counter operation. |
| 0 | 1 | STOP - NOP if timer has not started; stop counting if the timer is running. |
| 1 | 0 | STOP AFTER TC - Stop immediately after present TC is reached (NOP if timer has not started). |
| 1 | 1 | START - Load mode and CNT length and start immediately after loading (if timer is not presently running). If timer is running, start the new mode and CNT length immediately after present TC is reached. |





Figure 5. Timer Format

M2 and M1 define the timer mode as follows:

M2	M1	
0	0	Puts out LOW during second half of count.
0	1	Square wave, i.e., the period of the square wave equals the count length programmed with automatic reload at terminal count.
1	0	Single pulse upon TC being reached.
1	1	Automatic reload, i.e., single pulse every time TC is reached.

Note: In case of an asymmetric count, i.e., 9, larger half of the count will be HIGH, the larger count will stay active as shown in Figure 5.



WF007260


Note: 5 and 4 refer to the number of clock cycles in that time period.

Figure 6. Asymmetric Count

The counter in the 8155(H) is not initialized to any particular mode or count when hardware RESET occurs, but RESET does stop the counting. Therefore, counting cannot begin following RESET until a START command is issued via the C/S register.

8185A Minimum System Configuration

Figure 7 shows a minimum system using three chips, containing 256 Bytes RAM, 2K Bytes EPROM, 38 I/O Pins, 1 Interval Timer, and 4 Interrupt Levels.




AF004690

Figure 7. 8085AH Minimum System Configuration (Memory Mapped I/O)

8088 Five-Chip System

Figure 8 shows a five-chip system containing 1.25K Bytes RAM, 2K Bytes EPROM, 38 I/O Pins, 1 Interval Timer, and 2 Interrupt Levels.



AF004700

Figure 8. 8088 Five-Chip System Configuration

ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to +150°C
 V_{CC} with Respect to V_{SS} -0.5 to +70 V
 All Signal Voltages With Respect to V_{SS} -0.5 V to +7.0 V
 Power Dissipation 1.5 W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES**Commercial (C) Devices**

Temperature (T_A) 0 to +70°C
 Supply Voltage (V_{CC})
 8155/8156 5 V $\pm$ 5%
 8155H/8156H 5 V $\pm$ 10%
 Supply Current (I_{CC})
 8155/8156 180 mA
 8155H/8156H 125 mA


Industrial (I) Devices

Temperature (T_A) -40 to +85°C
 Supply Voltage (V_{CC}) 5 V $\pm$ 10%


Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified

Parameters	Description		Test Conditions	Min	Max	Units
V_{IL}	Input Low Voltage			-0.5	0.8	Volts
V_{IH}	Input High Voltage			2.0	$V_{CC} + 0.5$	Volts
V_{OL}	Output Low Voltage		$I_{OL} = 2 \text{ mA}$		0.45	Volts
V_{OH}	Output High Voltage		$I_{OH} = -400 \text{ }\mu\text{A}$	2.4		Volts
I_{IL}	Input Leakage		$V_{IN} = V_{CC}$ to 0 V		± 10	μA
I_{LO}	Output Leakage Current		$0.45 \text{ V} \leq V_{OUT} \leq V_{CC}$		± 10	μA
I_{CC}	V_{CC} Supply Current	8155, 8156			180	mA
		8155H, 8156H			125	mA
$I_{IL} \text{ (CE)}$	Chip Enable Leakage	8155H, 8155	$V_{IN} = V_{CC}$ to 0 V		+100	μA
		8156H, 8156			-100	μA

SWITCHING TEST INPUT/OUTPUT WAVEFORM

Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Timing measurements are made at 2.0 V for a Logic "1" and 0.8 V for a Logic "0".

SWITCHING TEST CIRCUIT


$C_L = 150\text{pF}$

C_L Includes Jig Capacitance

SWITCHING CHARACTERISIRICS over operating ranges unless otherwise specified


Parameters	Description	8155, 8156 8155H, 8156H		8155-2, 8156-2 8155H-2, 8156H-2		Units
		Min	Max	Min	Max	
t _{AL}	Address to Latch Setup Time	50		30		ns
t _{LA}	Address Hold Time after Latch	80		30		ns
t _{LC}	Latch to READ/WRITE Control	100		40		ns
t _{RD}	Valid Data Out Delay from READ Control		170		140	ns
t _{AD}	Address Stable to Data Out Valid		400		330	ns
t _{LD}	Latch to Data Out Valed		350		270	ns
t _{WT}	WRITE to TIMER-IN (For Writes Which Start Counting)	360		200		ns
t _{LL}	Latch Enable Width	100		70		ns
t _{RDF}	Data Bus Float After READ	0	100	0	80	ns
t _{CL}	READ/WRITE Control to Latch Enable	20		10		ns
t _{CLL}	WRITE Control to Latch Enable for C/S Register	125		125		ns
t _{CC}	READ/WRITE Control Width	250		200		ns
t _{DW}	Data in to WRITE Setup Time	150		100		ns
t _{WD}	Data in Hold Time After WRITE	25		25		ns
t _{RV}	Recovery Time Between Controls	300		200		ns
t _{WP}	WRITE to Port Output		400		300	ns
t _{PR}	Port Input Setup Time	70		50		ns
t _{RP}	Port Input Hold Time	50		10		ns
t _{SBF}	Strobe to Buffer Full		400		300	ns
t _{SS}	Strobe Width	200		150		ns
t _{RBE}	READ to Buffer Empty		400		300	ns
t _{SI}	Strobe to INTR On		400		300	ns
t _{RDI}	READ to INTR Off		400		300	ns
t _{PSS}	Port Setup Time to Strobe	50		0		ns
t _{PHS}	Port Hold Time After Strobe	120		100		ns
t _{SBE}	Strobe to Buffer Empty		400		300	ns
t _{WBF}	WRITE to Buffer Full		400		300	ns
t _{WI}	WRITE to INTR Off		400		300	ns
t _{TL}	TIMER-IN to TIMER-OUT Low		400		300	ns
t _{TH}	TIMER-IN to TIMER-OUT High		400		300	ns
t _{RDE}	Data Bus Enable from READ Control	10		10		ns
t ₁	TIMER-IN Low Time	80		40		ns
t ₂	TIMER-IN High Time	120		70		ns

SWITCHING WAVEFORMS



WF007273


8155(H)/8156(H) Read Cycle



WF007283


8155(H)/8156(H) Write Cycle

SWITCHING WAVEFORMS (Cont'd.)



WF007290


Strobed Input Mode



WF007301


Strobed Output Mode

Input



WF007310

Output




WF007320

*Data bus timing is shown in Read/Write Cycle diagrams.

Basic I/O Timing Waveform

SWITCHING WAVEFORMS (Cont'd.)



WF007330

Note 1: The timer output is periodic if in an automatic reload mode (M_1 mode bit = 1).

Timer Output Waveform Countdown from 5 to 1