Features

- Fast Read Access Time 150 ns
- Fast Byte Write 200 μs or 1 ms
- Self-Timed Byte Write Cycle

Internal Address and Data Latches

Internal Control Timer

Automatic Clear Before Write

Direct Microprocessor Control

DATA POLLING

READY/BUSY Open Drain Output

Low Power

30 mA Active Current 100 μa CMOS Standby Current

High Reliability

Endurance: 10⁴ or 10⁵ Cycles Data Retention: 10 Years

- 5V ± 10% Supply
- CMOS & TTL Compatible Inputs and Outputs
- JEDEC Approved Byte Wide Pinout
- Commercial and Industrial Temperature Ranges


Description


The AT28C17 is a low-power, high-performance Electrically Erasable and Program-mable Read Only Memory with easy to use features. The AT28C17 is a 16K memory organized as 2,048 words by 8 bits. The device is manufactured with Atmel's reliable nonvolatile CMOS technology.

Pin Configurations

(conti	nued)
--------	-------

Pin Name	Function
A0 - A10	Addresses
CE	Chip Enable
ŌE	Output Enable
WE	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
RDY/BUSY	Ready/Busy Output
NC	No Connect
DC	Don't Connect





Note: PLCC package pins 1 and 17 are DON'T CONNECT.

0541A



CMOS E²PROM

16K (2K x 8)




Description (Continued)

The AT28C17 is accessed like a static RAM for the read or write cycles without the need of external components. During a byte write, the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of a write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. The device includes two methods for detecting the end of a write cycle, level detection of RDY/BUSY and DATA POLLING of I/O₇. Once the end of a write cycle has been detected, a new access for a read or a write can begin.

The CMOS technology offers fast access times of 150 ns at low power dissipation. When the chip is deselected the standby current is less than 100 μ A.

Atmel's 28C17 has additional features to ensure high quality and manufacturability. The device utilizes error correction internally for extended endurance and for improved data retention characteristics. An extra 32-bytes of E²PROM are available for device identification or tracking.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V _{CC} + 0.6V
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Device Operation

READ: The AT28C17 is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in a high impedance state whenever CE or OE is high. This dual line control gives designers increased flexibility in preventing bus contention.

BYTE WRITE: Writing data into the AT28C17 is similar to writing into a Static RAM. A low pulse on the WE or CE input with OE high and CE or WE low (respectively) initiates a byte write. The address location is latched on the last falling edge of WE (or CE); the new data is latched on the first rising edge. Internally, the device performs a self-clear before write. Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of twc, a read operation will effectively be a polling operation.

FAST BYTE WRITE: The AT28C17E offers a byte write time of 200 μ s maximum. This feature allows the entire device to be rewritten in 0.4 seconds.

READY/BUSY: Pin 1 is an open drain READY/BUSY output that can be used to detect the end of a write cycle. RDY/BUSY is actively pulled low during the write cycle and is released at the completion of the write. The open drain connection allows for OR-tying of several devices to the same RDY/BUSY line.

DATA POLLING: The AT28C17 provides DATA POLL-ING to signal the completion of a write cycle. During a write cycle, an attempted read of the data being written results in the complement of that data for I/O₇ (the other outputs are indeterminate). When the write cycle is finished, true data appears on all outputs.

WRITE PROTECTION: Inadvertent writes to the device are protected against in the following ways. (a) V_{CC} sense— if V_{CC} is below 3.8V (typical) the write function is inhibited. (b) V_{CC} power on delay— once V_{CC} has reached 3.8V the device will automatically time out 5 ms (typical) before allowing a byte write. (c) Write Inhibit—holding any one of OE low, CE high or WE high inhibits byte write cycles.

CHIP CLEAR: The contents of the entire memory of the AT28C17 may be set to the high state by the CHIP CLEAR operation. By setting CE low and OE to 12 volts, the chip is cleared when a 10 msec low pulse is applied to WE.

DEVICE IDENTIFICATION: An extra 32-bytes of E^2PROM memory are available to the user for device identification. By raising A9 to 12 \pm 0.5V and using address locations 7E0H to 7FFH the additional bytes may be written to or read from in the same manner as the regular memory array.





DC and AC Operating Range

		AT28C17-15
Operating Temperature (Case)	Com.	0°C - 70°C
	Ind.	-40°C - 85°C
Vcc Power Supply		5V ± 10%

Operating Modes

Mode	CE	ŌĒ	WE	I/O	
Read	V _{IL}	VIL	VIH	Dout	
Write (2)	VIL	VIH	VIL	DIN	
Standby/Write Inhibit	ViH	X ⁽¹⁾	Х	High Z	
Write Inhibit	Х	Χ	ViH		
Write Inhibit	Χ	VIL	Х		
Output Disable	Х	VIH	Х	High Z	
Chip Erase	V _{IL}	V _H ⁽³⁾	VIL	High Z	

Notes: 1. X can be V_{IL} or V_{IH}.

2. Refer to AC Programming Waveforms.

3. $V_H = 12.0V \pm 0.5V$.


DC Characteristics

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC} + 1V$			10	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to V_{CC}			10	μΑ
ISB1	Vcc Standby Current CMOS	$\overline{\text{CE}}$ = Vcc - 0.3V to Vcc + 1.0V			100	μΑ
lone	Voc Standby Current TTI	$\overline{\text{CE}}$ = 2.0V to V _{CC} + 1.0V	Com.		2	mA
I _{SB2} V _{CC} Standby Current TTL		CE = 2.00 to VCC + 1.00	Ind.		3	mA
1	Mara Antines Comment AC	f = 5 MHz; I _{OUT} = 0 mA	Com.		30	mA
Icc	V _{CC} Active Current AC	CE = VIL	Ind.		45	mA
VIL	Input Low Voltage				8.0	V
VIH	Input High Voltage			2.0		V
VoL	Output Low Voltage	I _{OL} = 2.1 mA = 4.0 for RDY/BUSY			.4	V
Vон	Output High Voltage	Ιοн = -400 μΑ		2.4		V

AC Read Characteristics

		AT28C17-15		
Symbol	Parameter	Min	Max	Units
tacc	Address to Output Delay		150	ns
t _{CE} ⁽¹⁾	CE to Output Delay		150	ns
t _{OE} (2)	OE to Output Delay	10	70	ns
t _{DF} (3, 4)	CE or OE High to Output Float	0	50	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		ns


AC Read Waveforms (1, 2, 3, 4)




Notes: 1. $\overline{\text{CE}}$ may be delayed up to t_{ACC} - t_{CE} after the address transition without impact on t_{ACC}.

- 2. OE may be delayed up to t_{CE} t_{OE} after the falling edge of CE without impact on t_{CE} or by t_{ACC} t_{OE} after an address change without impact on t_{ACC}.
- 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first $(C_L = 5 \text{ pF})$.
- 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



Output Test Load



Pin Capacitance (f = 1 MHz, T = 25° C) (1)

	Тур	Max	Units	Conditions
C _{IN}	4	6	pF	$V_{IN} = 0V$
Соит	8	12	pF	Vout = 0V

Note: 1. This parameter is characterized and is not 100% tested.






AC Write Characteristics


Symbol	Parameter		Min	Тур	Max	Units
tas, toes	Address, OE Set-up Time		10			ns
t _{AH}	Address Hold Time		50			ns
twp	Write Pulse Width (WE or CE)		100		1000	ns
t _{DS}	Data Set-up Time		50			ns
t _{DH} , t _{OEH}	Data, OE Hold Time		10			ns
tcs, tch	CE to WE and WE to CE Set-up and	Hold Time	0			ns
t _{DB}	Time to Device Busy				50	ns
tuo	Write Cycle Time	T28C17		0.5	1.0	ms
twc	Write Cycle Time	T28C17E		100	200	μs

AC Write Waveforms

WE Controlled



CE Controlled



AT28C17


Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay (2)				ns
t _{WR}	Write Recovery Time	0			ns


Notes: 1. These parameters are characterized and not 100% tested.

2. See AC Read Characteristics.

Data Polling Waveforms




Chip Erase Waveforms




$$\begin{split} t_S &= t_H = 1 \; \mu \text{sec (min.)} \\ t_W &= 10 \; \text{msec (min.)} \\ V_H &= 12.0 V \pm 0.5 V \end{split}$$




NORMALIZED SUPPLY CURRENT vs.




NORMALIZED SUPPLY CURRENT vs.




NORMALIZED SUPPLY CURRENT vs.




NORMALIZED ACCESS TIME vs.



OUTPUT SINK CURRENT vs.



OUTPUT SOURCE CURRENT vs.



AT28C17

Ordering Information (1)

tACC	Icc	(mA)	Oudouin n Oodo		
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150	30	0.1	AT28C17(E)-15JC AT28C17(E)-15PC AT28C17(E)-15SC	32J 28P6 28S	Commercial (0°C to 70°C)
	45	0.1	AT28C17(E)-15JI AT28C17(E)-15PI AT28C17(E)-15SI	32J 28P6 28S	Industrial (-40°C to 85°C)
250	30	0.1	AT28C17-W	DIE	Commercial (0°C to 70°C)

Notes: 1. See Valid Part Number table below.

- 2. The 28C17 200 ns and 250 ns speed selections have been removed from valid selections table and are replaced by the faster 150 ns T_{AA} offering.
- 3. The 28C17 ceramic and LCC package offerings have been removed. New designs should utilize the 28C256 ceramic offerings.

Valid Part Numbers

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations		
AT28C17	15	JC, JI, PC, PI, SC, SI		
AT28C17E	15	JC, JI, PC, PI, SC, SI		
AT28C17	-	W		

Package Type	
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
28S	28 Lead, 0.300" Wide, Plastic Gull Wing, Small Outline (SOIC)
W	Die
Options	
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 1 ms
Е	High Endurance Option: Endurance = 100K Write Cycles; Write Time = 200 μs

