# **4-Bit Magnitude Comparator** High-Performance Silicon-Gate CMOS

The MC74HC85 is identical in pinout and function to the LS85. This device is similar in function to the MM74C85 and L85, but has a different pinout. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This 4–Bit Magnitude Comparator compares two 4–bit nibbles and gives a high voltage level on either the A >  $B_{out}$ , A =  $B_{out}$ , or A <  $B_{out}$  output, leaving the other two at a low voltage level. This device also has A >  $B_{in}$ , A =  $B_{in}$ , and A <  $B_{in}$  inputs, eliminating the need for external gates when cascading.


- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μA
- · High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A

LOGIC DIAGRAM


• Chip Complexity: 248 FETs or 62 Equivalent Gates

#### 

PIN 8 = GND



### **MC74HC85**



N SUFFIX PLASTIC PACKAGE CASE 648–08

DT SUFFIX TSSOP PACKAGE CASE 948F-01

#### ORDERING INFORMATION

MC74HCXXN Plastic MC74HCXXDT TSSOP

## PIN ASSIGNMENT B3 1 1 • 16 V

B3 [	1 ●	16 V <sub>CC</sub>
$A < B_{in}$	2	15 A3
A = B <sub>in</sub>	3	14 B2
$A > B_{in}$	4	13 A2
$A > B_{out}$	5	12 A1
$A = B_{out}$	6	11 B1
$A < B_{out}$	7	10 A0
GND [	8	9 🛭 во



#### **MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	٧
V <sub>in</sub>	DC Input Voltage (Referenced to GND)	- 1.5 to V <sub>CC</sub> + 1.5	V
V <sub>out</sub>	DC Output Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> + 0.5	V
l <sub>in</sub>	DC Input Current, per Pin	± 20	mA
l <sub>out</sub>	DC Output Current, per Pin	± 25	mA
Icc	DC Supply Current, V <sub>CC</sub> and GND Pins	± 50	mA
PD	Power Dissipation in Still Air Plastic DIP† TSSOP Package†	750 450	mW
T <sub>stg</sub>	Storage Temperature	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or TSSOP)	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$  VCC. Unused inputs must always be tied to an appropriate logic voltage

level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

TSSOP Package: – 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
Vcc	DC Supply Voltage (Referenced to GND)	2.0	6.0	V	
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced	0	VCC	V	
TA	Operating Temperature, All Package Types			+ 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time Vol. (Figure 1) Vol. Vol. Vol.	CC = 2.0 V CC = 4.5 V CC = 6.0 V	0 0 0	1000 500 400	ns

#### DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

				Guaranteed Limit			
Symbol	Parameter	Test Conditions	V <sub>CC</sub>	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out}  \le 20 \mu\text{A}$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V <sub>IL</sub>	Maximum Low–Level Input Voltage	$V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{out}  \le 20 \mu\text{A}$	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	<b>V</b>
VOH	Minimum High-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 20 \mu\text{A}$	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	٧
		$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}}   I_{\text{out}}  \le 4.0 \text{ mA}$ $ I_{\text{out}}  \le 5.2 \text{ mA}$	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V <sub>OL</sub>	Maximum Low–Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$ $ I_{out}  \le 20 \mu\text{A}$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	٧
		$V_{in} = V_{IH} \text{ or } V_{IL}   I_{out}  \le 4.0 \text{ mA}$ $ I_{out}  \le 5.2 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.40 0.40	
l <sub>in</sub>	Maximum Input Leakage Current	V <sub>in</sub> = V <sub>CC</sub> or GND	6.0	± 0.1	± 1.0	± 1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$	6.0	8	80	160	μΑ

NOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

<sup>\*</sup> Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

<sup>†</sup>Derating — Plastic DIP: - 10 mW/°C from 65° to 125°C

#### AC ELECTRICAL CHARACTERISTICS ( $C_L = 50 \text{ pF}$ , Input $t_f = t_f = 6 \text{ ns}$ )

			Guaranteed Limit			
Symbol	Parameter	V <sub>CC</sub>	– 55 to 25°C	≤ 85°C	≤ 125°C	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Inputs A or B to Outputs A > B or A < B (Figures 1 and 2)	2.0 4.5 6.0	230 46 39	290 58 49	345 69 59	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Inputs A or B to Output A = B (Figures 1 and 2)	2.0 4.5 6.0	200 40 34	250 50 43	300 60 51	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Inputs A < B or A = B to Output A > B (Figures 1 and 2)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Inputs A>B or A = B to Output A < B (Figures 1 and 2)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Input A = B to Output A = B (Figures 1 and 2)	2.0 4.5 6.0	145 29 25	180 36 31	220 44 38	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns
C <sub>in</sub>	Maximum Input Capacitance	_	10	10	10	pF

#### NOTES:

- 1. For propagation delays with loads other than 50 pF, see Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).
- 2. Information on typical parametric values can be found in Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

Ī			Typical @ 25°C, V <sub>CC</sub> = 5.0 V		l
	$C_{PD}$	Power Dissipation Capacitance (Per Package)*	50	pF	l

<sup>\*</sup> Used to determine the no–load dynamic power consumption: P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup>f + I<sub>CC</sub> V<sub>CC</sub>. For load considerations, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).





Figure 1. Switching Waveforms



\* Includes all probe and jig capacitance

Figure 2. Test Circuit

#### PIN DESCRIPTIONS

#### **INPUTS**

#### A0, A1, A2, A3 (Pins 10, 12, 13, 15)

Data Nibble A Inputs. The data nibble present at these inputs is compared to Data Nibble B. A3 is the most significant bit and A0 is the least significant bit.

#### B0, B1, B2, B3 (Pins 9, 11, 14, 1)

Data Nibble B Inputs. The data nibble present at these inputs is compared to Data Nibble A. B3 is the most significant bit and B0 is the least significant bit.

#### **CONTROLS**

#### $A > B_{in}, A = B_{in}, A < B_{in} (Pins 4, 3, 2)$

Cascading Inputs. These inputs determine the states of the outputs only when Data Nibble A equals Data Nibble B. The  $A=B_{\mbox{in}}$  input overrides both the  $A>B_{\mbox{in}}$  and  $A<B_{\mbox{in}}$  inputs.

For single stage operation or for the least significant stage in cascaded operation, the A <  $B_{in}$  and A >  $B_{in}$  inputs should be tied to ground and the A =  $B_{in}$  input tied to  $V_{CC}$ . Between cascaded comparators, the A <  $B_{out}$ , A =  $B_{out}$ , and A >  $B_{out}$ 

outputs should be tied to  $A < B_{in}$ ,  $A = B_{in}$ , and  $A > B_{in}$ , respectively, of the succeeding stage.

#### **OUTPUTS**

#### $A > B_{out}$ (Pin 5)

A–Greater–Than–B Output. This output is at a high voltage level when Nibble A is greater than Nibble B, regardless of the data present at the cascading inputs. This output is also high when Nibble A equals Nibble B and the A >  $B_{\mbox{\scriptsize in}}$  input is high (A <  $B_{\mbox{\scriptsize in}}$  and A =  $B_{\mbox{\scriptsize in}}$  are at a low voltage level).

#### $A = B_{out} (Pin 6)$

A–Equals–B Output. This output is high when Nibble A equals Nibble B and the A =  $B_{in}$  input is high. A <  $B_{in}$  and A >  $B_{in}$  have no effect when the comparator is in this condition and A =  $B_{in}$  is at a high voltage level.

#### A < B<sub>out</sub> (Pin 7)


A–Less–Than–B Output. This output is at a high voltage level when Nibble A is less than Nibble B, regardless of data present at the cascading inputs. This output is also high when Nibble A equals Nibble B and the A <  $B_{\mbox{\scriptsize in}}$  input is high (A >  $B_{\mbox{\scriptsize in}}$  and A =  $B_{\mbox{\scriptsize in}}$  are at a low voltage level).

#### **FUNCTION TABLE**


	Data Inputs			Cas	scading Inp	uts		Output	
A3, B3	A2, B2	A1, B1	A0, B0	A>B <sub>in</sub>	A=B <sub>in</sub>	A <b<sub>in</b<sub>	A>B <sub>out</sub>	A=B <sub>out</sub>	A <b<sub>out</b<sub>
A3 > B3 A3 < B3 A3 = B3 A3 = B3	X X A2 > B2 A2 < B2	X X X	X X X	X X X	X X X	X X X	H L H L	L L L	L H L H
A3=B3 A3=B3 A3=B3 A3=B3	A2=B2 A2=B2 A2=B2 A2=B2	A1 > B1 A1 < B1 A1 = B1 A1 = B1	X X A0 > B0 A0 < B0	X X X	X X X	X X X	H L H L	L L L	ппп
A3=B3 A3=B3 A3=B3 A3=B3 A3=B3	A2=B2 A2=B2 A2=B2 A2=B2 A2=B2	A1 = B1 A1 = B1 A1 = B1 A1 = B1 A1 = B1	A0=B0 A0=B0 A0=B0 A0=B0 A0=B0	L L H X	L L L	L H L H	H L H L	L L L H	H L L

X = Don't Care


#### **EXPANDED LOGIC PROGRAM**



### TYPICAL APPLICATION CASCADING COMPARATORS




#### **OUTLINE DIMENSIONS**




- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 1 14-304, 1902.
  CONTROLLING DIMENSION: INCH.
  DIMENSION L TO CENTER OF LEADS WHEN
  FORMED PARALLEL.
  DIMENSION B DOES NOT INCLUDE MOLD FLASH.
- ROUNDED CORNERS OPTIONAL

	INCHES MILL			IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.070	1.02	1.77
G	0.	100 BSC	2	.54 BSC
Н	0.	050 BSC	1	.27 BSC
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0°	10°	0°	10°
S	0.020	0.040	0.51	1.01



**DETAIL E** 



-T- SEATING PLANE

D

#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- 2. 3.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH.
  PROTRUSIONS OR GATE BURRS. MOLD FLASH OR
  GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  DIMENSION B DOES NOT INCLUDE INTERLEAD
- DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. DIMENSION K DOES NOT INCLUDE DAMBAR
- DIMENSION & DUES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR PROTRUSION
  SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K
  DIMENSION AT MAXIMUM MATERIAL CONDITION.
  TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
  DIMENSION A AND B ARE TO BE DETERMINED AT
- DATUM PLANE -W-

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С	-	1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40		0.252 BSC		
M	0.0	8°	0.0	8°	

#### MC74HC85

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and

How to reach us:

**USA/EUROPE**: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

MFAX: RMFAX0@email.sps.mot.com –TOUCHTONE (602) 244–6609 INTERNET: http://Design\_NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

**HONG KONG**: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



