

2-Mbit (128K x 16) Static RAM

Features

■ Very high speed: 55 ns

■ Wide voltage range: 1.65V-2.25V■ Pin compatible with CY62137CV18

■ Ultra low standby power

□ Typical standby current: 1 µA

□ Maximum standby current: 5 µA

■ Ultra low active power

□ Typical active current: 1.6 mA @ f = 1 MHz

■ Ultra low standby power

■ Easy memory expansion with CE and OE features

■ Automatic power down when deselected

■ CMOS for optimum speed and power

■ Byte power down feature

■ Available in a Pb-free 48-Ball VFBGA package

Functional Description

The CY62137FV18 is a high performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life $^{\rm TM}$ (MoBL $^{\rm ®}$) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power

consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected (CE HIGH or both BLE and BHE are HIGH). The input and output pins (IO $_0$ through IO $_{15}$) are placed in a high impedance state when:


- Deselected (CE HIGH)
- Outputs are disabled (OE HIGH)
- Both the Byte High Enable and the Byte Low Enable are disabled (BHE, BLE HIGH)
- Write operation is active (CE LOW and WE LOW)

 $\overline{\text{To}}$ write to the device, take Chip Enable $\overline{(\text{CE})}$ and Write Enable $\overline{(\text{WE})}$ inputs LOW. If Byte Low Enable $\overline{(\text{BLE})}$ is LOW, then data from IO pins $\overline{(\text{IO}_0)}$ through $\overline{\text{IO}_7}$ is written into the location specified on the address pins $\overline{(A_0)}$ through $\overline{A_{16}}$. If Byte High Enable $\overline{(\text{BHE})}$ is LOW, then data from IO pins $\overline{(\text{IO}_8)}$ through $\overline{\text{IO}_{15}}$ is written into the location specified on the address pins $\overline{(A_0)}$ through $\overline{A_{16}}$.

To read from the device, take Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appear on IO₀ to IO₇. If Byte High Enable (BHE) is LOW, then data from the memory appears on IO₈ to IO₁₅. See the "Truth Table" on page 9 for a complete description of read and write modes.

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.

Logic Block Diagram






Product Portfolio

	V _{CC} Range (V)								Power Di	ssipation		
Product			V _{CC} Range (V)		Operating I _{CC} (mA)			Standby I (A)				
				, ,	f = 1 MHz		f = f _{max}		– Standby I _{SB2} (μ A)			
	Min	Typ ^[1]	Max		Typ ^[1]	Max	Typ ^[1]	Max	Typ ^[1]	Max		
CY62137FV18LL	1.65	1.8	2.25	55	1.6	2.5	13	18	1	5		

Pin Configuration

Figure 1. 48-Ball VFBGA Pinout [2, 3]



- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25°C.
 NC pins are not connected on the die.
 Pins D3, H1, G2, and H6 in the VBGA package are address expansion pins for 4 Mb, 8 Mb, 16 Mb, and 32 Mb, respectively.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. User guidelines are not tested.

Storage Temperature-65°C to + 150°C Ambient Temperature with Supply Voltage to Ground Potential-0.2V to + 2.45V DC Voltage Applied to Outputs in High Z State $^{[4, \, 5]}$-0.2V to 2.45V

DC Input Voltage [4, 5]	0.2V to 2.45V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	> 2001V
Latch up Current	> 200 mA

Operating Range

Device	Range	Ambient Temperature	V _{CC} [6]
CY62137FV18	Industrial	–40°C to +85°C	1.65V to 2.25V

Electrical Characteristics

Over the Operating Range

	Day 1.Com	Total Constitutions			55 ns			
Parameter	Description	Test Conditions	Min	Typ [1]	Max	Unit		
V _{OH}	Output HIGH Voltage	I _{OH} = -0.1 mA		1.4			V	
V _{OL}	Output LOW Voltage	I _{OL} = 0.1 mA				0.2	V	
V _{IH}	Input HIGH Voltage	V _{CC} =1.65V to 2.25V		1.4		V _{CC} + 0.2V	V	
V _{IL}	Input LOW Voltage	V _{CC} =1.65V to 2.25V		-0.2		0.4	V	
I _{IX}	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-1		+1	μΑ	
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, output disabled		-1		+1	μА	
I _{CC}	V _{CC} Operating Supply Current	$f = f_{\text{max}} = 1/t_{\text{RC}}$	$V_{CC(max)} = 2.25V$ $I_{OUT} = 0 \text{ mA}$ CMOS levels		13	18	mA	
		f = 1 MHz	V _{CC(max)} = 2.25V		1.6	2.5	mA	
I _{SB1}	Automatic CE Power Down Current–CMOS Inputs	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2\text{V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2\text{V}, \text{V}_{\text{IN}} \le 0.2\text{V})$ $\text{f} = \text{f}_{\underline{\text{max}}} (\text{address and data only}), \text{f}$ $= 0 \ (\overline{\text{OE}}, \overline{\text{WE}}, \overline{\text{BHE}} \text{ and } \overline{\text{BLE}})$	V _{CC(max)} = 2.25V		1	5	μА	
I _{SB2} ^[7]	Automatic CE Power Down Current–CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.2V$, $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$, $f = 0$	V _{CC(max)} = 2.25V		1	5	μА	

Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C _{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

- 4. $V_{IL(min)} = -2.0V$ for pulse durations less than 20 ns.

- V_{IL(min)} = -2.0 v for pulse durations less than 20 ins.
 V_{IL(min)} = V_{CC}+0.5 V for pulse durations less than 20 ns.
 V_{IL(max)} = V_{CC}+0.5 V for pulse durations less than 20 ns.
 Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V_{CC}(min) and 200 μs wait time after V_{CC} stabilization.
 Only chip enable (CE) and byte enables (BHE and BLE) must be tied to CMOS levels to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.




Thermal Resistance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	VFBGA	Unit
Q _{JA}		Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75	°C/W
Q _{JC}	Thermal Resistance (Junction to Case)		10	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Parameters	1.80V	Unit
R1	13500	Ω
R2	10800	Ω
R _{TH}	6000	Ω
V _{TH}	0.80	V


Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ [1]	Max	Unit
V_{DR}	V _{CC} for Data Retention		1.0			V
I _{CCDR} ^[7]	Data Retention Current	$V_{CC} = 1.0V, \overline{CE} \ge V_{CC} - 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$		1	4	μА
t _{CDR} ^[8]	Chip Deselect to Data Retention Time		0			ns
t _R ^[9]	Operation Recovery Time		t _{RC}			ns

Data Retention Waveform

Figure 3. Data Retention Waveform [10]



Notes

- 8. Tested initially and after any design or process changes that may affect these parameters.
 9. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.
 10. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



Switching Characteristics

Over the Operating Range [11, 12]

D	Beautistics	55	55 ns		
Parameter	Description	Min	Max	Unit	
Read Cycle		<u> </u>			
t _{RC}	Read Cycle Time	55		ns	
t _{AA}	Address to Data Valid		55	ns	
t _{OHA}	Data Hold from Address Change	10		ns	
t _{ACE}	CE LOW to Data Valid		55	ns	
t _{DOE}	OE LOW to Data Valid		25	ns	
t _{LZOE}	OE LOW to Low Z [13]	5		ns	
t _{HZOE}	OE HIGH to High Z [13, 14]		18	ns	
t _{LZCE}	CE LOW to Low Z [13]	10		ns	
t _{HZCE}	CE HIGH to High Z [13, 14]		18	ns	
t _{PU}	CE LOW to power up	0		ns	
t _{PD}	CE HIGH to power down		55	ns	
t _{DBE}	BLE/BHE LOW to data valid		55	ns	
t _{LZBE}	BLE/BHE LOW to Low Z [13]	10		ns	
t _{HZBE}	BLE/BHE HIGH to High Z [13, 14]		18	ns	
Write Cycle ^{[1}	5]				
t _{WC}	Write Cycle Time	45		ns	
t _{SCE}	CE LOW to Write End	35		ns	
t _{AW}	Address Setup to Write End	35		ns	
t _{HA}	Address Hold from Write End	0		ns	
t _{SA}	Address Setup to Write Start	0		ns	
t _{PWE}	WE Pulse Width	35		ns	
t _{BW}	BLE/BHE LOW to Write End	35		ns	
t _{SD}	Data Setup to Write End	25		ns	
t _{HD}	Data Hold from Write End 0				
t _{HZWE}	WE LOW to High Z [13, 14]		18	ns	
t _{LZWE}	WE HIGH to Low Z [13]	10		ns	

Notes

 ^{11.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 1V/ns or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified l_{OL}/l_{OH} as shown in the "AC Test Loads and Waveforms" on page 4.
 12. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. Please see application note AN13842 for further clarification.
 13. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.

^{14.} t_{HZOE}, t_{HZDE}, t_{HZDE}, and t_{HZWE} transitions are measured when the <u>outputs</u> enter <u>a high</u> impedance state.

15. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.



Switching Waveforms

Figure 4 shows the read cycle No.1 that is address transition controlled. [16, 17]

Figure 4. Read Cycle No.1





Figure 5 shows the read cycle No.1 that is \overline{OE} controlled. [17, 18]

Figure 5. Read Cycle No. 2



Notes
16. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{|L}$, \overline{BHE} and/or $\overline{BLE} = V_{|L}$.
17. WE is HIGH for read cycle.

^{18.} Address valid before or similar to \overline{CE} and \overline{BHE} , \overline{BLE} transition LOW.



Switching Waveforms (continued)

Figure 6 shows the read cycle No.1 that is $\overline{\text{WE}}$ controlled. [15, 19, 20]

Figure 6. Write Cycle No. 1





Figure 7 shows the read cycle No.1 that is $\overline{\text{CE}}$ controlled. [15, 19, 20]

Figure 7. Write Cycle No. 2



Notes

- 19. Data IO is high impedance if \overline{OE} = V_{IH} .

 20. If \overline{CE} goes HIGH simultaneously with \overline{WE} = V_{IH} , the output remains in a high impedance state.

 21. During this period, the IOs are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 8 shows the read cycle No.1 that is WE controlled, OE LOW. [20]

Figure 8. Write Cycle No. 3





Figure 9 shows the read cycle No.1 that is BHE/BLE controlled, OE LOW. [20]

Figure 9. Write Cycle No. 4





Truth Table

CE	WE	OE	BHE	BLE	Inputs or Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect or Power Down	Standby (I _{SB})
Х	Х	Х	Н	Н	High Z	Deselect or Power Down	Standby (I _{SB})
L	Н	L	L	L	Data Out (IO ₀ –IO ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data Out (IO ₀ –IO ₇); IO ₈ –IO ₁₅ in High Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data Out (IO ₈ –IO ₁₅); IO ₀ –IO ₇ in High Z	Read	Active (I _{CC})
L	Н	Н	L	L	High Z	Output Disabled	Active (I _{CC})
L	Н	Η	Н	L	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	L	Н	High Z	Output Disabled	Active (I _{CC})
L	L	Х	L	L	Data In (IO ₀ –IO ₁₅)	Write	Active (I _{CC})
L	L	Х	Н	L	Data In (IO ₀ –IO ₇); IO ₈ –IO ₁₅ in High Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data In (IO ₈ –IO ₁₅); IO ₀ –IO ₇ in High Z	Write	Active (I _{CC})

Ordering Information


;	Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
	55	CY62137FV18LL-55BVXI	51-85150	48-Ball VFBGA (Pb-free)	Industrial


Contact your local Cypress sales representative for availability of other parts.




Package Diagram

Figure 10. 48-Ball VFBGA (6 x 8 x 1 mm), 51-85150







51-85150-*D



Document History Page

	Document Title: CY62137FV18 MoBL [®] 2-Mbit (128K x 16) Static RAM Document Number: 001-08030								
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change					
**	463660	See ECN	NXR	New datasheet					
*A	469180	See ECN	NSI	Minor change: moved to external web					
*B	569125	See ECN	NXR	Converted from preliminary to final Replaced 45 ns speed bin with 55 ns speed bin Changed the $I_{CC(max)}$ value from 2.25 mA to 2.5 mA for test condition f=1 MHz Changed the $I_{SB2(typ)}$ value from 0.5 μA to 1 μA Changed the $I_{SB2(max)}$ value from 2.5 μA to 5 μA Changed the $I_{CCDR(typ)}$ value from 0.5 μA to 1 μA and $I_{CCDR(max)}$ value from 2.5 μA to 1 μA and $I_{CCDR(max)}$ value from 2.5 μA to 4 μA					
*C	869500	See ECN	VKN	Added footnote #12 related to t _{ACE}					
*D	908120	See ECN	VKN	Added footnote #8 related to I _{SB2} and I _{CCDR} Made footnote #13 applicable to AC parameters from t _{ACE} Changed t _{WC} specification from 45 ns to 55 ns Changed t _{SCE} , t _{AW} , t _{PWE} , t _{BW} specification from 35 ns to 40 ns Changed t _{HZWE} specification from 18 ns to 20 ns					
*E	1274728	See ECN	VKN/AESA	Changed t _{WC} specification from 55 ns to 45 ns Changed t _{SCE} , t _{AW} , t _{PWE} , t _{BW} specification from 40 ns to 35 ns Changed t _{HZWE} specification from 20 ns to 18 ns					

© Cypress Semiconductor Corporation, 2006-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-08030 Rev. *E

Revised August 01, 2007

Page 11 of 11