

74HC4520; 74HCT4520

Dual 4-bit synchronous binary counter

Rev. 7 — 2 April 2024

Product data sheet

1. General description

The 74HC4520; 74HCT4520 are dual 4-bit internally synchronous binary counters with two clock inputs (nCP0 and nCP1). They have buffered outputs from all 4 bit positions (nQ0 to nQ3) and an asynchronous master reset input (nMR). The counter advances on the LOW-to-HIGH transition of nCP0 when nCP1 is HIGH. It also advances on the HIGH-to-LOW transition of nCP1 when nCP0 is LOW. Either nCP0 or nCP1 may be used as the clock input to the counter. The other clock input may be used as a clock enable input. A HIGH on nMR, resets the counter (nQ0 to nQ3 = LOW) independent of nCP0 and nCP1. Inputs include clamp diodes. It enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

2. Features and benefits

- Wide supply voltage range from 2.0 V to 6.0 V
- CMOS low power dissipation
- High noise immunity
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Complies with JEDEC standards:
 - JESD8C (2.7 V to 3.6 V)
 - JESD7A (2.0 V to 6.0 V)
- Input levels:
 - For 74HC4520: CMOS level
 - For 74HCT4520: TTL level
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

3. Applications

- Multistage synchronous counting
- Multistage asynchronous counting
- Frequency dividers

4. Ordering information

Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74HC4520D	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HCT4520D				
74HC4520PW	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1

nexperia

5. Functional diagram




Fig. 1. Functional diagram




Fig. 2. Timing diagram




Fig. 3. Logic diagram for one counter

6. Pinning information

6.1. Pinning




Fig. 4. Pin configuration SOT109-1 (SO16)




Fig. 5. Pin configuration SOT403-1 (TSSOP16)

6.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
1CP0, 2CP0	1, 9	clock input (LOW-to-HIGH edge-triggered)
1CP1, 2CP1	2, 10	clock input (HIGH-to-LOW edge-triggered)
1Q0 to 1Q3	3, 4, 5, 6	output
1MR, 2MR	7, 15	asynchronous master reset input (active HIGH)
GND	8	ground (0 V)
2Q0 to 2Q3	11, 12, 13, 14	output
V _{CC}	16	supply voltage

7. Functional description

Table 3. Function table

H = HIGH voltage level; *L* = LOW voltage level; *X* = don't care; \uparrow = positive-going transition; \downarrow = negative-going transition.

nCP0	nCP1	nMR	Mode
\uparrow	H	L	counter advances
L	\downarrow	L	counter advances
\downarrow	X	L	no change
X	\uparrow	L	no change
\uparrow	L	L	no change
H	\downarrow	L	no change
X	X	H	nQ0 to nQ3 = LOW

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7.0	V
I_{IK}	input clamping current	$V_I < -0.5 \text{ V}$ or $V_I > V_{CC} + 0.5 \text{ V}$	-	± 20	mA
I_{OK}	output clamping current	$V_O < -0.5 \text{ V}$ or $V_O > V_{CC} + 0.5 \text{ V}$	-	± 20	mA
I_O	output current	$V_O = -0.5 \text{ V}$ to $V_{CC} + 0.5 \text{ V}$	-	± 25	mA
I_{CC}	supply current		-	50	mA
I_{GND}	ground current		-50	-	mA
T_{stg}	storage temperature		-65	+150	°C
P_{tot}	total power dissipation	[1]	-	500	mW

[1] For SOT109-1 (SO16) package: P_{tot} derates linearly with 12.4 mW/K above 110 °C.

For SOT403-1 (TSSOP16) package: P_{tot} derates linearly with 8.5 mW/K above 91 °C.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC4520			74HCT4520			Unit
			Min	Typ	Max	Min	Typ	Max	
V_{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
V_I	input voltage		0	-	V_{CC}	0	-	V_{CC}	V
V_O	output voltage		0	-	V_{CC}	0	-	V_{CC}	V
T_{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 2.0 \text{ V}$	-	-	625	-	-	-	ns/V
		$V_{CC} = 4.5 \text{ V}$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 \text{ V}$	-	-	83	-	-	-	ns/V

10. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
74HC4520										
V_{IH}	HIGH-level input voltage	$V_{CC} = 2.0 \text{ V}$	1.5	1.2	-	1.5	-	1.5	-	V
		$V_{CC} = 4.5 \text{ V}$	3.15	2.4	-	3.15	-	3.15	-	V
		$V_{CC} = 6.0 \text{ V}$	4.2	3.2	-	4.2	-	4.2	-	V
V_{IL}	LOW-level input voltage	$V_{CC} = 2.0 \text{ V}$	-	0.8	0.5	-	0.5	-	0.5	V
		$V_{CC} = 4.5 \text{ V}$	-	2.1	1.35	-	1.35	-	1.35	V
		$V_{CC} = 6.0 \text{ V}$	-	2.8	1.8	-	1.8	-	1.8	V

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL}								
		I _O = -20 µA; V _{CC} = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I _O = -20 µA; V _{CC} = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -20 µA; V _{CC} = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I _O = -4.0; V _{CC} = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		I _O = -5.2; V _{CC} = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL}								
		I _O = 20 µA; V _{CC} = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 20 µA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 20 µA; V _{CC} = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4.0 mA; V _{CC} = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		I _O = 5.2 mA; V _{CC} = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
I _I	input leakage current	V _I = V _{CC} or GND; V _{CC} = 6.0 V	-	-	±0.1	-	±1.0	-	±1.0	µA
I _{CC}	supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 6.0 V	-	-	8.0	-	80.0	-	160.0	µA
C _I	input capacitance		-	3.5	-	-	-	-	-	pF

74HCT4520

V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V								
		I _O = -20 µA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -4.0 mA	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V								
		I _O = 20 µA	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4.0 mA	-	0.15	0.26	-	0.33	-	0.4	V
I _I	input leakage current	V _I = V _{CC} or GND; V _{CC} = 5.5 V	-	-	±0.1	-	±1.0	-	±1.0	µA
I _{CC}	supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 5.5 V	-	-	8.0	-	80.0	-	160.0	µA
ΔI _{CC}	additional supply current	per input pin; V _I = V _{CC} - 2.1 V; other inputs at V _{CC} or GND; V _{CC} = 4.5 V to 5.5 V; I _O = 0 A								
		pin nCP0, nCP1	-	80	288	-	360	-	392	µA
		pin nMR	-	150	540	-	675	-	735	µA
C _I	input capacitance		-	3.5	-	-	-	-	-	pF

11. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit, see [Fig. 8](#).

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
74HC4520										
t_{pd}	propagation delay	nCP0 to nQn; see Fig. 6 [1]								
		$V_{CC} = 2.0 \text{ V}$	-	77	240	-	300	-	360	ns
		$V_{CC} = 4.5 \text{ V}$	-	28	48	-	60	-	72	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	24	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	-	22	41	-	51	-	61	ns
		nCP1 to nQn; see Fig. 6 [1]								
		$V_{CC} = 2.0 \text{ V}$	-	77	240	-	300	-	360	ns
		$V_{CC} = 4.5 \text{ V}$	-	28	48	-	60	-	72	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	24	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	-	22	41	-	51	-	61	ns
t_{PHL}	HIGH to LOW propagation delay	nMR to nQn; see Fig. 6								
		$V_{CC} = 2.0 \text{ V}$	-	44	150	-	190	-	225	ns
		$V_{CC} = 4.5 \text{ V}$	-	16	30	-	38	-	45	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	13	-	-	-	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	-	13	26	-	33	-	38	ns
t_t	transition time	nQn; see Fig. 6 [2]								
		$V_{CC} = 2.0 \text{ V}$	-	19	75	-	95	-	110	ns
		$V_{CC} = 4.5 \text{ V}$	-	7	15	-	19	-	22	ns
		$V_{CC} = 6.0 \text{ V}$	-	6	13	-	16	-	19	ns
t_w	pulse width	nCP0, nCP1 HIGH or LOW; see Fig. 7								
		$V_{CC} = 2.0 \text{ V}$	80	22	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}$	16	8	-	20	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}$	14	6	-	17	-	20	-	ns
		nMR HIGH; see Fig. 7								
		$V_{CC} = 2.0 \text{ V}$	120	39	-	150	-	180	-	ns
		$V_{CC} = 4.5 \text{ V}$	24	14	-	30	-	36	-	ns
		$V_{CC} = 6.0 \text{ V}$	20	11	-	26	-	31	-	ns
t_{rec}	recovery time	nMR to nCP0, nCP1; see Fig. 7								
		$V_{CC} = 2.0 \text{ V}$	0	-28	-	0	-	0	-	ns
		$V_{CC} = 4.5 \text{ V}$	0	-10	-	0	-	0	-	ns
		$V_{CC} = 6.0 \text{ V}$	0	-8	-	0	-	0	-	ns
t_{su}	set-up time	nCP0 to nCP1; nCP1 to nCP0; see Fig. 6								
		$V_{CC} = 2.0 \text{ V}$	80	14	-	100	-	120	-	ns
		$V_{CC} = 4.5 \text{ V}$	16	5	-	20	-	24	-	ns
		$V_{CC} = 6.0 \text{ V}$	14	4	-	17	-	20	-	ns

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
f_{\max}	maximum frequency	nCP0, nCP1; see Fig. 7								
		$V_{CC} = 2.0 \text{ V}$	6	19	-	4.8	-	4	-	MHz
		$V_{CC} = 4.5 \text{ V}$	30	58	-	24	-	20	-	MHz
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	68	-	-	-	-	-	MHz
		$V_{CC} = 6.0 \text{ V}$	35	69	-	28	-	24	-	MHz
C_{PD}	power dissipation capacitance	$V_I = \text{GND to } V_{CC}; V_{CC} = 5 \text{ V}; f_i = 1 \text{ MHz}$ [3]	-	29	-	-	-	-	-	pF
74HCT4520										
t_{pd}	propagation delay	nCP0 to nQn; see Fig. 6 [1]								
		$V_{CC} = 4.5 \text{ V}$	-	28	53	-	66	-	80	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	24	-	-	-	-	-	ns
		nCP1 to nQn; see Fig. 6 [1]								
		$V_{CC} = 4.5 \text{ V}$	-	25	53	-	66	-	80	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	24	-	-	-	-	-	ns
t_{PHL}	HIGH to LOW propagation delay	nMR to nQn; see Fig. 6								
		$V_{CC} = 4.5 \text{ V}$	-	16	35	-	44	-	53	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	13	-	-	-	-	-	ns
t_t	transition time	nQn; see Fig. 6 [2]								
		$V_{CC} = 4.5 \text{ V}$	-	7	15	-	19	-	22	ns
t_w	pulse width	nCP0, nCP1 HIGH or LOW; see Fig. 7								
		$V_{CC} = 4.5 \text{ V}$	20	10	-	25	-	30	-	ns
		nMR HIGH; see Fig. 7								
		$V_{CC} = 4.5 \text{ V}$	20	12	-	25	-	30	-	ns
t_{rec}	recovery time	nMR to nCP0, nCP1; see Fig. 7								
		$V_{CC} = 4.5 \text{ V}$	0	-8	-	0	-	0	-	ns
t_{su}	set-up time	nCP0 to nCP1; nCP1 to nCP0; see Fig. 6								
		$V_{CC} = 4.5 \text{ V}$	16	6	-	20	-	24	-	ns
f_{\max}	maximum frequency	nCP0, nCP1; see Fig. 7								
		$V_{CC} = 4.5 \text{ V}$	30	58	-	24	-	20	-	MHz
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	64	-	-	-	-	-	MHz
C_{PD}	power dissipation capacitance	$V_I = \text{GND to } V_{CC} - 1.5 \text{ V}; V_{CC} = 5 \text{ V}; f_i = 1 \text{ MHz}$ [3]	-	24	-	-	-	-	-	pF

[1] t_{pd} is the same as t_{PHL} and t_{PLH} .

[2] t_t is the same as t_{THL} and t_{TLH} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz;

f_o = output frequency in MHz;


C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

$$\sum(C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$$


11.1. Waveforms and test circuit



Measurement points are given in [Table 8](#).

The logic levels V_{OH} and V_{OL} are typical output voltage levels that occur with the output load.

Fig. 6. nCP0 and nCP1 set-up times, propagation delays and output transition times





Measurement points are given in [Table 8](#).

The logic levels V_{OH} and V_{OL} are typical output voltage levels that occur with the output load.

Fig. 7. nMR recovery time, minimum nCP0, nCP1, nMR pulse widths and maximum frequency

Table 8. Measurement points

Type	Input		Output
	V_M	V_I	
74HC4520	$0.5 \times V_{CC}$	GND to V_{CC}	$0.5 \times V_{CC}$
74HCT4520	1.3 V	GND to 3 V	1.3 V



001aad983

Test data is given in [Table 9](#).

Test circuit definitions:

R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator

C_L = Load capacitance including jig and probe capacitance

R_L = Load resistance.

$S1$ = Test selection switch

Fig. 8. Test circuit for measuring switching times


Table 9. Test data

Type	Input	Load		S1 position
	V_I	t_r, t_f	C_L	R_L
74HC4520	GND to V_{CC}	6 ns	15 pF, 50 pF	1 k Ω
74HCT4520	GND to 3 V	6 ns	15 pF, 50 pF	1 k Ω

12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



Dimensions (inch dimensions are derived from the original mm dimensions)

Unit	A	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	v	w	y	θ
mm	max 1.75	0.25			0.51	0.25	10.0	4.0		6.2		1.27	0.2	0.25	0.1	8°
mm	nom			0.25					1.27		1.05					0°
mm	min 0.10	1.25		0.31	0.10	9.8	3.8		5.8		0.4					
inches	max 0.069	0.010		0.020	0.010	0.394	0.16		0.244		0.05					8°
inches	nom			0.01					0.05		0.041		0.008	0.01	0.004	
inches	min 0.004	0.049		0.012	0.004	0.386	0.15		0.228		0.016					0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

sot109-1_po

Outline version	References				European projection	Issue date
	IEC	JEDEC	JEITA			
SOT109-1		MS-012				03-02-19 23-10-27

Fig. 9. Package outline SOT109-1 (SO16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1




Fig. 10. Package outline SOT403-1 (TSSOP16)

13. Abbreviations

Table 10. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT4520 v.7	20240402	Product data sheet	-	74HC_HCT4520 v.6
Modifications:	<ul style="list-style-type: none"> Fig. 9, Fig. 10: Aligned SO and TSSOP package outline drawings to JEDEC MS-012 and MO-153. Section 2: ESD specification updated according to the latest JEDEC standard. 			
74HC_HCT4520 v.6	20201009	Product data sheet	-	74HC_HCT4520 v.5
Modifications:	<ul style="list-style-type: none"> Section 2 updated. Table 4: Derating values for P_{tot} total power dissipation have been updated. 			
74HC_HCT4520 v.5	20190214	Product data sheet	-	74HC_HCT4520 v.4
Modifications:	<ul style="list-style-type: none"> The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Type numbers 74HC4520DB and 74HCT4520DB (SOT338-1) removed. 			
74HC_HCT4520 v.4	20160510	Product data sheet	-	74HC_HCT4520 v.3
Modifications:	<ul style="list-style-type: none"> Type numbers 74HC4520N and 74HCT4520N (SOT38-4) removed. 			
74HC_HCT4520 v.3	20141204	Product data sheet	-	74HC_HCT4520_CNV v.2
Modifications:	<ul style="list-style-type: none"> The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. 			
74HC_HCT4520_CNV v.2	19930927	Product specification	-	-

15. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <https://www.nexperia.com>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nexperia.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

1. General description.....	1
2. Features and benefits.....	1
3. Applications.....	1
4. Ordering information.....	1
5. Functional diagram.....	2
6. Pinning information.....	3
6.1. Pinning.....	3
6.2. Pin description.....	3
7. Functional description.....	3
8. Limiting values.....	4
9. Recommended operating conditions.....	4
10. Static characteristics.....	4
11. Dynamic characteristics.....	6
11.1. Waveforms and test circuit.....	8
12. Package outline.....	10
13. Abbreviations.....	12
14. Revision history.....	12
15. Legal information.....	13

© Nexperia B.V. 2024. All rights reserved

For more information, please visit: <http://www.nexperia.com>

For sales office addresses, please send an email to: salesaddresses@nexperia.com

Date of release: 2 April 2024