

Designer's™ Data Sheet
TMOS E-FET™
High Energy Power FET
D2PAK for Surface Mount
N-Channel Enhancement-Mode Silicon Gate

The D²PAK package has the capability of housing a larger die than any existing surface mount package which allows it to be used in applications that require the use of surface mount components with higher power and lower $R_{DS(on)}$ capabilities. This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage-blocking capability without degrading performance over time. In addition, this advanced TMOS E-FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters, PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- Id_{SS} and $V_{DS(on)}$ Specified at Elevated Temperature
- Short Heatsink Tab Manufactured – Not Sheared
- Specifically Designed Leadframe for Maximum Power Dissipation
- Available in 24 mm 13-inch/800 Unit Tape & Reel, Add T4 Suffix to Part Number

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

| Rating | Symbol | Value | Unit |
|---|---|----------------------|------------------------------|
| Drain-to-Source Voltage | V_{DSS} | 500 | Vdc |
| Drain-to-Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$) | V_{DGR} | 500 | Vdc |
| Gate-to-Source Voltage – Continuous – Non-repetitive ($tp \leq 10 \text{ ms}$) | V_{GS} V_{GSM} | ± 20 ± 40 | Vdc Vpk |
| Drain Current – Continuous @ $T_C = 25^\circ\text{C}$ – Continuous @ $T_C = 100^\circ\text{C}$ – Single Pulse ($tp \leq 10 \mu\text{s}$) | I_D I_D I_{DM} | 8.0 5.0 32 | Adc Adc Apk |
| Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C | P_D | 125 1.0 | Watts W/ $^\circ\text{C}$ |
| Operating and Storage Temperature Range | T_J, T_{Stg} | -55 to 150 | $^\circ\text{C}$ |
| Single Pulse Drain-to-Source Avalanche Energy – STARTING $T_J = 25^\circ\text{C}$ ($V_{DD} = 25 \text{ Vdc}$, $V_{GS} = 10 \text{ Vdc}$, PEAK $I_L = 8.0 \text{ Apk}$, $L = 16 \text{ mH}$, $R_G = 25 \Omega$) | E_{AS} | 510 | mJ |
| Thermal Resistance – Junction-to-Case – Junction-to-Ambient – Junction-to-Ambient (1) | $R_{\theta JC}$ $R_{\theta JA}$ $R_{\theta JA}$ | 1.0 62.5 50 | $^\circ\text{C}/\text{W}$ |
| Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 5 sec. | T_L | 260 | $^\circ\text{C}$ |

(1) When surface mounted to an FR4 board using the minimum recommended pad size.



This document contains information on a new product. Specifications and information herein are subject to change without notice.

E-FET and Designer's are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.

REV 1

MTB8N50E

TMOS POWER FET
8.0 AMPERES
500 VOLTS
 $R_{DS(on)} = 0.8 \text{ OHM}$



CASE 418B-02, Style 2
D²PAK

MTB8N50E
ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit | |
|---|--|---------------------|------------|------------|--------------|----|
| OFF CHARACTERISTICS | | | | | | |
| Drain-to-Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 µAdc) Temperature Coefficient (Positive) | V _{(BR)DSS} | 500 — | — 500 | — — | Vdc mV/°C | |
| Zero Gate Voltage Drain Current (V _{DS} = 500 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 400 Vdc, V _{GS} = 0 Vdc, T _J = 125°C) | I _{DSS} | — — | — — | 10 100 | µAdc | |
| Gate-Body Leakage Current (V _{GS} = ±20 Vdc, V _{DS} = 0 Vdc) | I _{GSS} | — | — | 100 | nAdc | |
| ON CHARACTERISTICS (1) | | | | | | |
| Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc) Threshold Temperature Coefficient (Negative) | V _{GS(th)} | 2.0 — | 3.0 6.3 | 4.0 — | Vdc mV/°C | |
| Static Drain-to-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 4.0 Adc) | R _{DS(on)} | — | 0.6 | 0.8 | Ohms | |
| Drain-to-Source On-Voltage (V _{GS} = 10 Vdc) (I _D = 8.0 Adc) (I _D = 4.0 Adc, T _J = 125°C) | V _{DS(on)} | — — | — — | 7.2 6.4 | Vdc | |
| Forward Transconductance (V _{DS} = 15 Vdc, I _D = 4.0 Adc) | g _{FS} | 4.0 | — | — | mhos | |
| DYNAMIC CHARACTERISTICS | | | | | | |
| Input Capacitance | (V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz) | C _{iss} | — | 1450 | 1680 | pF |
| Output Capacitance | | C _{oss} | — | 190 | 264 | |
| Transfer Capacitance | | C _{rss} | — | 45.4 | 144 | |
| SWITCHING CHARACTERISTICS (2) | | | | | | |
| Turn-On Delay Time | (R _{Gon} = 9.1 Ω) | t _{d(on)} | — | 15 | 50 | ns |
| Rise Time | | t _r | — | 33 | 72 | |
| Turn-Off Delay Time | | t _{d(off)} | — | 40 | 150 | |
| Fall Time | | t _f | — | 32 | 60 | |
| Gate Charge (see Figure 8) | (V _{DS} = 400 Vdc, I _D = 8.0 Adc, V _{GS} = 10 Vdc) | Q _T | — | 40 | 64 | nC |
| | | Q ₁ | — | 8.0 | — | |
| | | Q ₂ | — | 17 | — | |
| | | Q ₃ | — | 17.3 | — | |
| | | | | | | |
| SOURCE-DRAIN DIODE CHARACTERISTICS | | | | | | |
| Forward On-Voltage (I _S = 8.0 Adc, V _{GS} = 0 Vdc) (I _S = 8.0 Adc, V _{GS} = 0 Vdc, T _J = 125°C) | V _{SD} | — — | 1.2 1.1 | 2.0 — | Vdc | |
| Reverse Recovery Time | (I _S = 8.0 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/µs) | t _{rr} | — | 320 | — | |
| | | t _a | — | 179 | — | |
| | | t _b | — | 141 | — | |
| Reverse Recovery Stored Charge | | Q _{RR} | — | 3.0 | — | µC |
| INTERNAL PACKAGE INDUCTANCE | | | | | | |
| Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die) | L _D | — | 4.5 | — | nH | |
| Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad) | L _S | — | 7.5 | — | | |

(1) Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2.0%.

(2) Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. High Voltage Capacitance Variation




Figure 9. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 10. Resistive Switching Time Variation versus Gate Resistance




Figure 11. Diode Forward Voltage versus Current




Figure 12. Maximum Rated Forward Biased Safe Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature





Figure 14. Thermal Response

PACKAGE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;
 P.O. Box 5405, Denver, Colorado 80217. 303-675-2140 or 1-800-441-2447

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center,
 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 81-3-3521-8315

Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 602-244-6609
INTERNET: <http://Design-NET.com>

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298