EPC2051 – Enhancement Mode Power Transistor

 V_{DS} , $100\,V$ $R_{DS(on)}\,,\,\,25\,m\Omega$ $I_D\,,\,\,1.7\,A$










Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low $R_{DS(on)}$, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

	Maximum Ratings					
	PARAMETER	VALUE	UNIT			
V _{DS}	Drain-to-Source Voltage (Continuous)	100	V			
	Drain-to-Source Voltage (p to 10,000 5 ms pulses at 150°C)	120	V			
	Continuous (T _A = 25°C)	1.7	Α			
l _D	Pulsed (25°C, T _{PULSE} = 300 μs)	37	A			
V _{GS}	Gate-to-Source Voltage	6	V			
	Gate-to-Source Voltage	-4	V			
TJ	Operating Temperature	-40 to 150	°C			
T _{STG}	Storage Temperature	-40 to 150	ر			

	Thermal Characteristics				
	PARAMETER	ТҮР	UNIT		
$R_{\theta JC}$	Thermal Resistance, Junction to Case	3.8			
$R_{\theta JB}$	Thermal Resistance, Junction to Board	16	°C/W		
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1)	92			

Note 1: $R_{\theta JA}$ is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.



EPC2051 eGaN® FETs are supplied in passivated die form with copper pillars. Die size: 1.3 x .85 mm

Applications

- Open Rack Server Architectures
- · LiDAR/Pulsed Power Applications
- Power Supplies
- Class D Audio
- · LED Lighting
- Low Inductance Motor Drive

Benefits

- Ultra High Efficiency
- · No Reverse Recovery
- Ultra Low Q₆
- Ultra Small Footprint

www.epc-co.com/epc/Products/eGaNFETs/EPC2051.aspx

	Static Characteristics ($T_J = 25^{\circ}$ C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, } I_D = 300 \mu\text{A}$	100			V	
I _{DSS}	Drain-Source Leakage	$V_{DS} = 80 \text{ V}, \ V_{GS} = 0 \text{ V}$		4	250	μΑ	
	Gate-to-Source Forward Leakage	$V_{GS} = 5 \text{ V}, T_J = 25^{\circ}\text{C}$		0.001	0.2	mA	
I_{GSS}	Gate-to-Source Forward Leakage#	$V_{GS} = 5 \text{ V}, T_J = 125^{\circ}\text{C}$		0.04	2	mA	
	Gate-to-Source Reverse Leakage	V _{GS} = -4 V		4	250	μΑ	
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 1.5 \text{ mA}$	0.8	1.4	2.5	V	
R _{DS(on)}	Drain-Source On Resistance	$V_{GS} = 5 \text{ V}, I_D = 3 \text{ A}$		20	25	mΩ	
V_{SD}	Source-Drain Forward Voltage	$I_S = 0.5 \text{ A, } V_{GS} = 0 \text{ V}$		1.9		V	

All measurements were done with substrate connected to source.

[#] Defined by design. Not subject to production test.

Dynamic Characteristics (T _J = 25°C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
C_{ISS}	Input Capacitance#			215	258	
C_{RSS}	Reverse Transfer Capacitance	$V_{DS} = 50 \text{ V}$, $V_{GS} = 0 \text{ V}$		1		
Coss	Output Capacitance#			86	129	рF
C _{OSS(ER)}	Effective Output Capacitance, Energy Related (Note 2)	V - 0+o 50 V V - 0 V		112		
C _{OSS(TR)}	Effective Output Capacitance, Time Related (Note 3)	$V_{DS} = 0$ to 50 V, $V_{GS} = 0$ V		146		
R_{G}	Gate Resistance			0.8		Ω
Q_{G}	Total Gate Charge [#]	$V_{DS} = 50 \text{ V}, V_{GS} = 5 \text{ V}, I_D = 3 \text{ A}$		1.7	2.1	
Q_{GS}	Gate to Source Charge			0.6		
Q_{GD}	Gate to Drain Charge	$V_{DS} = 50 \text{ V}, I_D = 3 \text{ A}$		0.3		
$Q_{G(TH)}$	Gate Charge at Threshold			0.4		nC
Q _{OSS}	Output Charge [#]	$V_{GS} = 0 \text{ V}, V_{DS} = 50 \text{ V}$		7.3	11	
Q_{RR}	Source-Drain Recovery Charge			0		

All measurements were done with substrate connected to source.

Defined by design. Not subject to production test.

Note 2: $C_{OSS(ER)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}.

Note 3: $C_{OSS(TR)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}.

Figure 1: Typical Output Characteristics at 25°C




Figure 2: Transfer Characteristics




Figure 3: $\mathbf{R}_{\mathrm{DS(on)}}$ vs. \mathbf{V}_{GS} for Various Currents









Figure 4: $\mathbf{R}_{\mathrm{DS(on)}}$ vs. \mathbf{V}_{GS} for Various Temperatures


















All measurements were done with substrate shortened to source.

Figure 10: Normalized Threshold Voltage vs. Temperature 1.4 1.3 $I_{D} = 1.5 \text{ mA}$ 1.2 **Normalized Threshold Voltage** 1.1 1.0 0.9 0.8 0.7 0 25 50 75 100 125 150 T_J – Junction Temperature (°C)

Figure 11: Transient Thermal Response Curves








Figure 12: Safe Operating Area



V_{DS} - Drain-Source Voltage (V)

 $T_J = Max Rated$, $T_C = +25$ °C, Single Pulse

TAPE AND REEL CONFIGURATION



	EPC2051 (note 1)			
Dimension (mm)	target	min	max	
а	8.00	7.90	8.30	
b	1.75	1.65	1.85	
c (see note)	3.50	3.45	3.55	
d	4.00	3.90	4.10	
е	4.00	3.90	4.10	
f (see note)	2.00	1.95	2.05	
g	1.5	1.5	1.6	

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard. Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.


(face side down)

DIE MARKINGS 2051 XXXX Pin 1 indicator

Part		Laser Markings	
Number	Part # Marking Line 1	Lot_Date Code Marking line 2	Lot_Date Code Marking Line 3
EPC2051	2051	XXXX	YYYY


DIE OUTLINE

Solder Bar View (looking at the Cu pillars)



MICROMETERS DIM MIN Nominal MAX A 1270 1300 1330 В 820 850 880 450 c d 150 e 185 200 215 f 185 200 215

Side View



Pad 1 is Gate;


Pads 2 & 5 are Source;

Pads 3 & 4 are Drain;

Pad 6 is substrate

RECOMMENDED LAND PATTERN

(units in μ m)



Pad 1 is Gate;


Pads 2 & 5 are Source;

Pads 3 & 4 are Drain;

Pad 6 is substrate

RECOMMENDED STENCIL DRAWING

(measurements in µm)



Preliminary Solder Flux Recommendation:

EPC uses Kester NP505-HR Type 4 Solder Paste. This solder uses ROLO type flux. It is intended that the solder completely wets the sides of the Cu Pilar. This is different from traditional Cu Pillar assembly techniques.

Additional assembly resources available at

http://epc-co.com/epc/DesignSupport/AssemblyBasics.aspx

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.

 ${\sf EPC\ Patent\ Listing: epc-co.com/epc/AboutEPC/Patents.aspx}$

Information subject to change without notice.
Revised October, 2018