

CY62146G/CY62146GE CY62146GSL/CY62146GESL MoBL®

4-Mbit (256K words × 16 bit) Static RAM with Error-Correcting Code (ECC)

Features

■ High speed: 45 ns/55 ns

■ Ultra-low standby power

Typical standby current: 3.5 μA

Maximum standby current: 8.7 μA

■ Embedded ECC for single-bit error correction^[1]

■ Wide voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

■ 1.0-V data retention

■ TTL-compatible inputs and outputs

■ Error indication (ERR) pin to indicate 1-bit error detection and correction

■ Pb-free 48-ball VFBGA and 44-pin TSOP II packages

Functional Description

CY62146G/CY62146GE and CY62146GSL/CY62146GESL are high-performance CMOS low-power (MoBL) SRAM devices with embedded ECC. Both devices are offered in single and dual chip enable options and in multiple pin configurations. The CY62146GE/CY62146GESL device includes an ERR pin that signals an error-detection and correction event during a read cycle. The CY62146GSL/CY62146GESL^[1] device supports a wide voltage range of 2.2 V-3.6 V and 4.5 V-5.5 V.

Devices with a single chip enable input are accessed by asserting the chip enable (CE) input LOW. Dual chip enable devices are accessed by asserting both chip enable inputs - CE₁ as low and CE2 as HIGH.

Data writes are performed by asserting the Write Enable (WE) input LOW, while providing the data on I/O₀ through I/O₁₅ and address on A₀ through A₁₇ pins. The Byte High Enable (BHE) and Byte Low Enable (BLE) inputs control write operations to the upper and lower bytes of the specified memory location. BHE controls I/O₈ through I/O₁₅ and BLE controls I/O₀ through I/O₇.

Data reads are performed by asserting the Output Enable (OE) input and providing the required address on the address lines. Read data is accessible on the I/O lines (I/O₀ through I/O₁₅). Byte accesses can be performed by asserting the required byte enable signal (BHE or BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O₀ through I/O₁₅) are placed in a HI-Z state when the device is deselected (CE HIGH for a single chip enable device and \overline{CE}_1 HIGH/CE₂ LOW for a dual chip enable device), or control signals are deasserted (OE, BLE, BHE).

On the CY62146GE/CY62146GESL devices, the detection and correction of a single-bit error in the accessed location is indicated by the assertion of the ERR output (ERR = HIGH)[2]. See the Truth **Table** CY62146G/CY62146GE/CY62146GSL/CY62146GESL on page 17 for a complete description of read and write modes.

The logic block diagrams are on page 2.

Product Portfolio


	Features and				Power Dissipation				
	Options	_			Operating I _{CC} , (mA)			andby L. (uA)	
Product ^[3]	(see the Pin Range		V _{CC} Range (V)	Range (V) Speed (ns)		f = f _{max}		Standby, I _{SB2} (µA)	
	Configurations section)				Typ ^[4]	Max	Typ ^[4]	Max	
CY62146G(E)18	Single or dual	Industrial	1.65 V-2.2 V	55	15	20	3.5	10	
CY62146G(E)30	Chip Enables		2.2 V-3.6 V	45	15	20	3.5	8.7	
CY62146G(E)	Optional ERR		4.5 V–5.5 V						
CY62146G(E)SL ^[5]	pin		2.2 V–3.6 V and 4.5 V–5.5 V						

- 1. Datasheet specifications are not guaranteed for V_{CC} in the range of 3.6 V to 4.5 V.
- This device does not support automatic write-back on error detection.
- The ERR pin is available only for devices which have ERR option "E" in the ordering code. Refer Ordering Information for details.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for a V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V–5.5 V), V_{CC} = 25 °C. Datasheet specifications are not guaranteed for V_{CC} in the range of 3.6 V to 4.5 V.


Cypress Semiconductor Corporation Document Number: 001-95420 Rev. *E




Logic Block Diagram - CY62146G/CY62146GSL



Logic Block Diagram - CY62146GE/CY62146GESL







Contents

Pin Configuration – CY62146G/CY62146GSL	4
Pin Configuration - CY62146GE	6
Maximum Ratings	8
Operating Range	
DC Electrical Characteristics	8
Capacitance	10
Thermal Resistance	10
AC Test Loads and Waveforms	10
Data Retention Characteristics	11
Data Retention Waveform	11
AC Switching Characteristics	12
Switching Waveforms	13
Truth Table - CY62146G/CY62146GE/	
CY62146GSL/CY62146GESL	17
ERR Output - CY62146GE/CY62146GESL	17

Ordering Information	18
Ordering Code Definitions	18
Package Diagrams	19
Acronyms	20
Document Conventions	20
Units of Measure	20
Document History Page	21
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	22
Products	22
PSoC®Solutions	22
Cypress Developer Community	22
Technical Support	



Pin Configuration - CY62146G/CY62146GSL

Figure 1. 48-ball VFBGA pinout (Dual Chip Enable without ERR) - CY62146G/CY62146GSL [6]





Figure 2. 48-ball VFBGA pinout (Single Chip Enable without ERR) - CY62146G/CY62146GSL [6]



Note

Document Number: 001-95420 Rev. *E

^{6.} NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.



Pin Configuration – CY62146G/CY62146GSL (continued)

Figure 3. 44-pin TSOP II pinout (Single Chip Enable without ERR) – CY62146G/CY62146GSL [7]

1			_	1
A4 ■	1		44	■ A5
A3 ■	2		43	■ A6
A2 =	3		42	= A7
A1 ■	4		41	– /OE
A0 =	5		40	■ /BHE
/CE =	6		39	■ /BLE
I/O0 =	7		38	I /O15
I/O1 =	8		37	I /O14
I/O2 =	9		36	I /O13
I/O3 =	10		35	I /O12
VCC=	11		34	■ VSS
VSS=	12	44-TSOP-II	33	■ VCC
I/O4 =	13	44 1001 II	32	I /O11
I/O5 =	14		31	I /O10
I/O6 =	15		30	= I/O9
I/O7 =	16		29	= I/O8
/WE =	17		28	■ NC
A17 =	18		27	■ A8
A16 ⊏	19		26	■ A9
A15 ⊏	20		25	■ A10
A14 ■	21		24	■ A11
A13 ■	22		23	■ A12

Note

Document Number: 001-95420 Rev. *E

NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.



Pin Configuration - CY62146GE

Figure 4. 48-ball VFBGA pinout (Single Chip Enable with ERR) – CY62146GE [8, 9]





Figure 5. 48-ball VFBGA pinout (Dual Chip Enable with ERR) – CY62146GE [8, 9]



Notes

9. ERR is an output pin.

^{8.} NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.



Pin Configuration – CY62146GE (continued)

Figure 6. 44-pin TSOP II pinout (Single Chip Enable with ERR) – CY62146GE /CY62146GESL^[10, 11]

	_		$\overline{}$		
A4 ■	1	<u> </u>	44	-	A5
A3 ■	2		43	-	A6
A2 ■	3		42	-	A7
A1 □	4		41	-	/OE
A0 □	5		40	-	/BHE
/CE1=	6		39	-	/BLE
I/O0=	7		38		I/O15
I/O1=	8		37	-	I/O14
I/O2=	9		36	-	I/O13
I/O3=	10		35	-	1/012
VCC=	11		34	-	VSS
VSS =	12	44-TSOP-II	33	-	VCC
I/O4=	13	44 1001 II	32	-	I/O11
I/O5 =	14		31	-	I/O10
I/O6 =	15		30	-	I/O9
I/O7 =	16		29	-	I/O8
/WE =	17		28	-	ERR
A17 =	18		27	-	A8
A16 ⊏	19		26	-	A9
A15 =	20		25	-	A10
A14 ■	21		24	-	A11
A13=	22		23	-	A12

Notes

^{10.} NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.11. ERR is an output pin.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature-65 °C to + 150 °C Ambient temperature with power applied55 °C to + 125 °C Supply voltage to ground potential^[12]–0.5 V to V_{CC} + 0.5 V

DC input voltage ^[12]	–0.5 V to V _{CC} + 0.5 V
Output current into outputs (in low s	tate) 20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	
Latch-up current	>140 mA

Operating Range

Grade	Ambient Temperature	V _{cc}
Industrial ^[13]	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

DC Electrical Characteristics

Over the operating range of -40 °C to 85 °C

Davamatav	Door		Took Conditions		45/55 ns			I I sa !4
Parameter	Desc	cription	Test Conditions	Min	Тур	Max	Unit	
V _{OH}	Output HIGH	1.65 V to 2.2 V	V_{CC} = Min, I_{OH} = -0.1 mA		1.4	-	_	V
	voltage	2.2 V to 2.7 V	V_{CC} = Min, I_{OH} = -0.1 mA		2	-	_	
		2.7 V to 3.6 V	V_{CC} = Min, I_{OH} = -1.0 mA		2.4	_	_	
		4.5 V to 5.5 V	V_{CC} = Min, I_{OH} = -1.0 mA		2.4	_	_	i
		4.5 V to 5.5 V	V_{CC} = Min, I_{OH} = -0.1 mA		$V_{\rm CC} - 0.5^{[14]}$	-	_	i
V _{OL}		1.65 V to 2.2 V	V _{CC} = Min, I _{OL} = 0.1 mA		_	-	0.2	V
	voltage	2.2 V to 2.7 V	V _{CC} = Min, I _{OL} = 0.1 mA		_	-	0.4	
		2.7 V to 3.6 V	V _{CC} = Min, I _{OL} = 2.1 mA		_	-	0.4	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OL} = 2.1 mA		_	-	0.4	
V _{IH}	Input HIGH	1.65 V to 2.2 V	_		1.4	-	$V_{CC} + 0.2^{[12]}$	V
	voltage	2.2 V to 2.7 V	_		1.8	_	$V_{CC} + 0.3^{[12]}$	
		2.7 V to 3.6 V	_		2	_	$V_{CC} + 0.3^{[12]}$	
		4.5 V to 5.5 V	_		2.2	_	$V_{CC} + 0.5^{[12]}$	i
V _{IL}	Input LOW	1.65 V to 2.2 V	_		-0.2 ^[12]	-	0.4	V
	voltage	2.2 V to 2.7 V	_		-0.3 ^[12]	-	0.6	
		2.7 V to 3.6 V	_		-0.3 ^[12]	-	0.8	
		4.5 V to 5.5 V	_		-0.5 ^[12]	-	0.8	
I _{IX}	Input leakage	current	$GND \leq V_IN \leq V_CC$		-1	-	+1	μΑ
I _{OZ}	Output leakage current		$\begin{aligned} & \text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ & \text{Output disabled} \end{aligned}$		-1	_	+1	μА
I _{CC}	V _{CC} operating	g supply current	00, 001	= 22.22 MHz (45 ns)	-	15	20	mA
				= 18.18 MHz (55 ns)	-	15	20	mA
			ſ	= 1 MHz	_	-	6	mA

12. $V_{IL,(min)} = -2.0 \text{ V}$ and $V_{IH,(max)} = V_{CC} + 2 \text{ V}$ for pulse durations of less than 20 ns.
13. Wide voltage range part supports V_{CC} range of 2.2 V-3.6 V and 4.5 V-5.5 V. Datasheet specifications are not guaranteed for V_{CC} in the range of 3.6 V-4.5 V.

14. This parameter is guaranteed by design and not tested.



DC Electrical Characteristics (continued)

Over the operating range of -40 °C to 85 °C

Parameter	Description	Test Conditions		45/55 ns			Unit
	Description	rest Conditions		Min	Тур	Max	Ullit
I _{SB1} ^[15]	Automatic power down current – CMOS inputs; V _{CC} = 2.2 V to 3.6 V and 4.5 V to 5.5 V	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2 \le 0.2 \text{ V}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}, \text{V}_{\text{IN}} \le 0.2 \text{ V},$		1	3.5	8.7	μА
	Automatic power down current – CMOS inputs V _{CC} = 1.65 V to 2.2 V	$f = f_{max}$ (address and data only) $f = 0$ (\overline{OE} , and \overline{WE}), Max V _{CC}	,	-	-	10	
I _{SB2} ^[15]	Automatic power down		25 °C ^[16]	_	3.5	3.7	μА
	current – CMOS inputs V _{CC} = 2.2 V to 3.6 V and	$CE_1 \ge V_{CC} - 0.2V$ or $CE_2 \le 0.2 \text{ V}$	40 °C ^[16]	_	-	4.8	
	4.5 V to 5.5 V	$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V},$	70 °C ^[16]	-	_	7	
		f = 0, Max V _{CC}	85 °C	-	_	8.7	
	Automatic power down		25 °C ^[16]	-	3.5	4.3	
	current – CMOS inputs V _{CC} = 1.65 V to 2.2 V	$CE_1 \ge V_{CC} - 0.2V \text{ or } CE_2 \le 0.2 V$	40 °C ^[16]	-	_	5	
	1.00 1.00 2.2	$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V},$	70 °C ^[16]	_	-	7.5	
		f = 0, Max V _{CC}	85 °C	-	_	10	

Document Number: 001-95420 Rev. *E Page 9 of 22

^{15.} Chip enables ($\overline{\text{CE}}_1$ and CE_2) must be tied to CMOS levels to meet the $I_{\text{SB1}}/I_{\text{SB2}}/I_{\text{CCDR}}$ spec. Other inputs can be left floating. 16. The I_{SB2} limits at 25 °C, 40 °C, 70 °C, and typical limit at 85 °C are guaranteed by design and not 100% tested.



Capacitance


Parameter [17]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter [17]	Description	Test Conditions	48-ball VFBGA	44-pin TSOP II	Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	31.35	68.85	°C/W
Θ _{JC}	Thermal resistance (junction to case)		14.74	15.97	°C/W

AC Test Loads and Waveforms

Figure 7. AC Test Loads and Waveforms [18]



Parameters	1.8 V	2.5 V	3.0 V	5.0 V	Unit
R1	13500	16667	1103	1800	Ω
R2	10800	15385	1554	990	Ω
R _{TH}	6000	8000	645	639	Ω
V _{TH}	0.80	1.20	1.75	1.77	V

^{17.} Tested initially and after any design or process changes that may affect these parameters.
18. Full-device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.




Data Retention Characteristics

Over the Operating range

Parameter	Description	Conditions	Min	Typ ^[19]	Max	Unit
V_{DR}	V _{CC} for data retention		1	-	-	٧
I _{CCDR} ^[20, 21]	Data retention current	V _{CC} = 1.2 V,	_		13	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or } \text{CE}_2 \le 0.2 \text{ V},$				
		$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$				
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
t _{CDR} ^[22, 23]	Chip deselect to data retention time		0	-	-	ns
t _R ^[23]	Operation recovery time		45/55	_	_	ns

Data Retention Waveform

Figure 8. Data Retention Waveform



Notes

Document Number: 001-95420 Rev. *E

^{19.} Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V–5.5 V), T_A = 25 °C.

^{20.} Chip enables $(\overline{\text{CE}}_1 \text{ and CE}_2)$ must be tied to CMOS levels to meet the $I_{\text{SB1}} / I_{\text{CCDR}}$ spec. Other inputs can be left floating.

^{21.} I_{CCDR} is guaranteed only after device is first powered up to $V_{CC(min)}$ and then brought down to V_{DR} .

^{22.} These parameters are guaranteed by design.

^{23.} Full-device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100~\mu s$ or stable at $V_{CC(min)} \ge 100~\mu s$.



AC Switching Characteristics

Parameter [24]	2	45 ns		55 ns		11!4
Parameter 12-13	Description -	Min Max		Min	Max	Unit
Read Cycle			•	•	•	•
t _{RC}	Read cycle time	45	_	55	_	ns
t _{AA}	Address to data valid / Address to ERR valid	_	45	_	55	ns
t _{OHA}	Data hold from address change / ERR hold from address change	10	_	10	-	ns
t _{ACE}	$\overline{\text{CE}}_1$ LOW and CE_2 HIGH to data valid / $\overline{\text{CE}}$ LOW to ERR valid	_	45	_	55	ns
t _{DOE}	OE LOW to data valid / OE LOW to ERR valid	_	22	_	25	ns
t _{LZOE}	OE LOW to low impedance [25, 26]	5	_	5	_	ns
t _{HZOE}	OE HIGH to HI-Z [25, 26, 27]	-	18	_	18	ns
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to low impedance [25, 26]	10	_	10	_	ns
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to HI-Z [25, 26, 27]	_	18	_	18	ns
t _{PU}	CE ₁ LOW and CE ₂ HIGH to power-up [26]	0	_	0	_	ns
t _{PD}	CE ₁ HIGH and CE ₂ LOW to power-down [26]	_	45	_	55	ns
t _{DBE}	BLE / BHE LOW to data valid	-	22	_	25	ns
t _{LZBE}	BLE / BHE LOW to low impedance [25, 26]	5	-	5	_	ns
t _{HZBE}	BLE / BHE HIGH to HI-Z [25, 26, 27]	_	18	_	18	ns
Write Cycle [28, 29	9]			•	1	I.
t _{WC}	Write cycle time	45	-	55	_	ns
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to write end	35	_	45	_	ns
t _{AW}	Address setup to write end	35	-	45	_	ns
t _{HA}	Address hold from write end	0	-	0	_	ns
t _{SA}	Address setup to write start	0	_	0	_	ns
t _{PWE}	WE pulse width	35	_	40	_	ns
t _{BW}	BLE / BHE LOW to write end	35	_	45	_	ns
t_{SD}	Data setup to write end	25	_	25	_	ns
t _{HD}	Data hold from write end	0	-	0	_	ns
t _{HZWE}	WE LOW to HI-Z [25, 26, 27]	_	18	_	20	ns
t _{LZWE}	WE HIGH to low impedance [25, 26]	10	_	10	_	ns

Notes

^{24.} Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V_{CC} ≥ 3 V) and V_{CC}/2 (for V_{CC} < 3 V), and input pulse levels of 0 to 3 V (for V_{CC} ≥ 3 V) and 0 to V_{CC} (for V_{CC} < 3 V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless

^{25.} At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZBE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any device.

^{26.} These parameters are guaranteed by design.

^{22.} t_{HZCE}, t_{HZCE}, t_{HZCE}, and t_{HZCE} transitions are measured when the outputs enter a high-impedance state.

28. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE, or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{29.} The minimum pulse width in Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to sum of t_{SD} and t_{HZWE}.



Switching Waveforms

Figure 9. Read Cycle No. 1 of CY62146G (Address Transition Controlled) $^{[30,\,31]}$





Figure 10. Read Cycle No. 1 of CY62146GE (Address Transition Controlled) [30, 31]



^{30.} The device is continuously selected. $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IL}$, \overline{BHE} or \overline{BLE} or both $= V_{IL}$. 31. WE is HIGH for Read cycle.



Switching Waveforms (continued)





Figure 12. Write Cycle No. 1 (WE Controlled) [33, 35, 36]



- Notes
 32. WE is HIGH for Read cycle.
 33. For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and \overline{CE}_2 . When \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW, \overline{CE} is HIGH.
- 34. Address valid prior to or coincident with \overline{CE} LOW transition.
- 35. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 36. Data I/O is in a HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.



Switching Waveforms (continued)





Figure 13. Write Cycle No. 2 (CE Controlled) [37, 38, 39]

Figure 14. Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) $^{[37,\ 38,\ 39,\ 40]}$




- 37. For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and \overline{CE}_2 . When \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW,
- 38. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 39. Data I/O is in HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.

 40. The minimum write pulse width for Write Cycle No. 3 (WE Controlled, \overline{OE} LOW) should be sum of t_{HZWE} and t_{SD} .



Switching Waveforms (continued)

Figure 15. Write Cycle No. 4 (BHE/BLE Controlled) [41, 42, 43]



Notes

^{41.} For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and \overline{CE}_2 . When \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW, \overline{CE} is HIGH.

^{42.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{43.} Data I/O is in a HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.



Truth Table - CY62146G/CY62146GE/CY62146GSL/CY62146GESL

CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X ^[44]	Х	Х	Х	Х	HI-Z	Deselect/Power-down	Standby (I _{SB})
X ^[44]	L	Х	X	Х	Χ	HI-Z	Deselect/Power-down	Standby (I _{SB})
L	Н	Н	Ш	L	L	Data Out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	Н	L	Data Out (I/O ₀ –I/O ₇); HI-Z (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	L	Н	HI-Z (I/O ₀ –I/O ₇); Data Out (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	Н	Х	Х	HI-Z	Output disabled	Active (I _{CC})
L	Н	Н	Х	Н	Н	HI-Z	Output disabled	Active (I _{CC})
L	Н	L	Х	L	L	Data In (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	X	Н	┙	Data In (I/O ₀ –I/O ₇); HI-Z (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	L	Н	HI-Z (I/O ₀ –I/O ₇); Data In (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})

ERR Output - CY62146GE/CY62146GESL

Output ^[45]	Mode
0	Read operation, no single-bit error in the stored data.
1	Read operation, single-bit error detected and corrected.
HI-Z	Device deselected/outputs disabled/Write operation

Notes44. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.
45. ERR is an output pin. If not used, this pin should be left floating.


Document Number: 001-95420 Rev. *E Page 17 of 22



Ordering Information

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type	Operating Range
45	2.2 V-3.6 V	CY62146G30-45BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable without ERR	Industrial
		CY62146G30-45BVXIT	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable without ERR, Tape and Reel	
		CY62146GE30-45BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable with ERR	
		CY62146GE30-45BVXIT	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable with ERR, Tape and Reel	
		CY62146GE30-45ZSXI	51-85087	44-pin TSOP II with ERR	
		CY62146GE30-45ZSX	51-85087	44-pin TSOP II with ERR, Tape and Reel	
		CY62146G30-45ZSXI	51-85087	44-pin TSOP II without ERR	
		CY62146G30-45ZSXIT	51-85087	44-pin TSOP II without ERR, Tape and Reel	
	4.5 V–5.5 V	CY62146GE-45ZSXI	51-85087	44-pin TSOP II with ERR	
		CY62146GE-45ZSXIT	51-85087	44-pin TSOP II with ERR, Tape and Reel	
		CY62146G-45ZSXI	51-85087	44-pin TSOP II without ERR	
		CY62146G-45ZSXIT	51-85087	44-pin TSOP II without ERR, Tape and Reel	

Ordering Code Definitions





Package Diagrams

Figure 16. 44-pin TSOP Z44-II Package Outline, 51-85087





Figure 17. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150



Document Number: 001-95420 Rev. *E

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD)

posted on the Cypress web.

NOTE:

51-85150 *H



Acronyms

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
μS	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



Document History Page

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*B	5023868	VINI	11/25/2015	Changed status from Preliminary to Final.
*C	5080447	NILE	01/11/2016	Updated Ordering Information: Updated part numbers. Completing Sunset Review.
*D	5430481	NILE	09/08/2016	Updated Maximum Ratings: Updated Note 12 (Replaced "2 ns" with "20 ns"). Updated DC Electrical Characteristics: Changed minimum value of V_{OH} parameter from 2.2 V to 2.4 V corresponding to Operating Range "2.7 V to 3.6 V" and Test Condition " V_{CC} = Min, I_{OH} = -1.0 mA". Changed minimum value of V_{IH} parameter from 2.0 V to 1.8 V corresponding to Operating Range "2.2 V to 2.7 V". Updated Ordering Information: Updated part numbers. Updated to new template.
*E	5708694	AESATMP8	04/26/2017	Updated logo and Copyright.

Document Number: 001-95420 Rev. *E Page 21 of 22



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/psoc

Products

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot

Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC**

Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb Wireless Connectivity cypress.com/wireless

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners