

# FEMTOCLOCKS™ CRYSTAL-TO-3.3V, 2.5V LVPECL CLOCK GENERATOR

#### ICS843251I-14

#### GENERAL DESCRIPTION



The ICS843251I-14 is a 10Gb Ethernet Clock Generator and a member of the HiPerClocks<sup>™</sup> family of high performance devices from IDT. The ICS843251I-14 uses an 18pF parallel resonant crystal over the range of 22.4MHz - 27.2MHz. For

Ethernet applications, a 25MHz crystal is used. The device has excellent <1ps phase jitter performance, over the 1.875MHz - 20MHz integration range. The ICS843251I-14 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.

#### **FEATURES**

- One Differential LVPECL output
- Crystal oscillator interface, 18pF parallel resonant crystal (22.4MHz - 27.2MHz)
- Output frequency ranges:
   TREO CEL 1. FROMULT +


FREQ\_SEL = 1: 560MHz to 680MHz FREQ\_SEL = 0: 140MHz to 170MHz

- VCO range: 560MHz 680MHz
- RMS phase jitter @ 156.25MHz, using a 25MHz crystal (1.875MHz - 20MHz): 0.49ps (typical) @ 3.3V
- 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

#### **COMMON CONFIGURATION TABLE**


Crystal Frequency (MHz)	FREQ_SEL	M	N	Multiplication Value M/N	Output Frequency (MHz)
25	1	25	1	25	625
26.67	1	25	1	25	666.67
25	0	25	4	6.25	156.25 (default)

# **BLOCK DIAGRAM**



1

# PIN ASSIGNMENT



#### ICS843251I-14

**8-Lead TSSOP** 4.4mm x 3.0mm x 0.925mm package body

G Package Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1	V <sub>CCA</sub>	Power		Analog supply pin.
2	$V_{_{EE}}$	Power		Negative supply pin.
3, 4	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
5	FREQ_SEL	Input	Pulldown	Frequency select pin. LVCMOS/LVTTL interface levels.
6, 7	nQ, Q	Output		Differential clock outputs. LVPECL interface levels.
8	V <sub>cc</sub>	Power		Core supply pin.

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>CC</sub> 4.6V

Inputs,  $V_i$  -0.5V to  $V_{CC}$  + 0.5V

Outputs, Io

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance,  $\theta_{JA}$  101.7°C/W (0 mps) Storage Temperature,  $T_{STG}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>CCA</sub>	Analog Supply Voltage		V <sub>cc</sub> - 0.15	3.3	V <sub>cc</sub>	V
I <sub>CCA</sub>	Analog Supply Current				15	mA
I <sub>EE</sub>	Power Supply Current				105	mA

Table 3B. Power Supply DC Characteristics,  $V_{CC} = V_{CCA} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		2.375	2.5	2.625	V
V <sub>CCA</sub>	Analog Supply Voltage		$V_{cc} - 0.12$	2.5	V <sub>cc</sub>	V
I <sub>CCA</sub>	Analog Supply Current				12	mA
I <sub>EE</sub>	Power Supply Current				95	mA

Table 3C. LVCMOS/LVTTL DC Characteristics,  $V_{CC} = V_{CCA} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ , Ta = -40°C to  $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
.,	Input High Voltage	$V_{CC} = 3.3V$	2		V <sub>cc</sub> + 0.3	V
V <sub>IH</sub>	input High voitage	$V_{CC} = 2.5V$	1.7		V <sub>cc</sub> + 0.3	V
V	land the Nethern	$V_{CC} = 3.3V$	-0.3		0.8	V
V <sub>IL</sub>	Input Low Voltage	$V_{CC} = 2.5V$	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	$V_{CC} = V_{IN} = 3.465V \text{ or } 2.625V$			150	μΑ
I <sub>IL</sub>	Input Low Current	$V_{CC} = 3.465V \text{ or } 2.625V, V_{IN} = 0V$	-5			μΑ

Table 3D. LVPECL DC Characteristics,  $V_{\rm CC} = V_{\rm CCA} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ , Ta =  $-40^{\circ}$ C to  $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cc</sub> - 1.4		V <sub>cc</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>cc</sub> - 2.0		V <sub>cc</sub> - 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $\rm V_{\rm CC}$  - 2V.

TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		F	undamenta	ĺ	
Frequency		22.4		27.2	MHz
Equivalent Series Resistance (ESR)				40	Ω
Shunt Capacitance				7	pF
Drive Level				300	μW

Table 5A. AC Characteristics,  $V_{\text{CC}} = V_{\text{CCA}} = 3.3 V \pm 5\%$ , Ta = -40°C to 85°C


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
4	Output Fraguency	F_SEL = 0	140		170	MHz
OUT	Output Frequency	F_SEL = 1	560		680	MHz
#ii+( <i>C</i> X)	RMS Phase Jitter ( Random); NOTE 1	156.25MHz @ Integration Range: 1.875MHz - 20MHz		0.49		ps
<i>t</i> jit(∅)		625MHz @ Integration Range: 1.875MHz - 20MHz		0.40		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	150		500	ps
odc	Output Duty Cycle	F_SEL = 0	48		52	%
		F_SEL = 1	45		55	%


NOTE 1: Please refer to the Phase Noise Plots following this section.

Table 5B. AC Characteristics,  $V_{CC} = V_{CCA} = 2.5V \pm 5\%$ , Ta = -40°C to  $85^{\circ}$ C


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
4	Output Fraguenay	F_SEL = 0	140		170	MHz
f <sub>out</sub>	Output Frequency	F_SEL = 1	560		680	MHz
4::+( <i>C</i> X)	RMS Phase Jitter ( Random); NOTE 1	156.25MHz @ Integration Range: 1.875MHz - 20MHz		0.52		ps
<i>t</i> jit(∅)		625MHz @ Integration Range: 1.875MHz - 20MHz		0.44		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	150		500	ps
odc	Output Duty Cycle	F_SEL = 0	48		52	%
	Output Duty Cycle	F_SEL = 1	45		55	%


NOTE 1: Please refer to the Phase Noise Plots following this section.






# PARAMETER MEASUREMENT INFORMATION






#### LVPECL 3.3V OUTPUT LOAD AC TEST CIRCUIT


LVPECL 2.5V OUTPUT LOAD AC TEST CIRCUIT





#### **RMS PHASE JITTER**

### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



#### **OUTPUT RISE/FALL TIME**

## APPLICATION INFORMATION

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS843251I-14 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\rm CC}$  and  $V_{\rm CCA}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $10\Omega$  resistor along with a  $10\mu F$  and a  $.01\mu F$  bypass capacitor should be connected to each  $V_{\rm CCA}$  pin.




FIGURE 1. POWER SUPPLY FILTERING

#### **CRYSTAL INPUT INTERFACE**

The ICS843251I-14 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 25MHz, 18pF parallel

resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




Figure 2. CRYSTAL INPUT INTERFACE

#### LVCMOS TO XTAL INTERFACE

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3*. The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and making R2  $50\Omega$ .




FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

#### TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are

designed to drive  $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 4A and 4B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 4A. LVPECL OUTPUT TERMINATION




FIGURE 4B. LVPECL OUTPUT TERMINATION

#### **TERMINATION FOR 2.5V LVPECL OUTPUT**

Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $V_{cc}$  - 2V. For  $V_{cc}$  = 2.5V, the  $V_{cc}$  - 2V is very close to ground

level. The R3 in Figure 5B can be eliminated and the termination is shown in *Figure 5C.* 




FIGURE 5A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 5B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 5C. 2.5V LVPECL TERMINATION EXAMPLE

## POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS843251I-14. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS843251I-14 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{cc} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 105mA= 363.8mW
- Power (outputs)\_\_\_ = 30mW/Loaded Output pair

Total Power (3.465V, with all outputs switching) = 363.8mW + 30mW = 393.8mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{\text{\tiny IA}}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{\text{\tiny M}}$  must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is: 85°C + 0.394W \* 90.5°C/W = 120.6°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

#### Table 6. Thermal Resistance $\theta_{_{\mathrm{JA}}}$ for 8-pin TSSOP, Forced Convection

# θ<sub>JA</sub> by Velocity (Meter per Second) 0 1 2.5 Multi-Layer PCB, JEDEC Standard Test Boards 101.7°C/W 90.5°C/W 89.8°C/W

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 6.




FIGURE 6. LVPECL DRIVER CIRCUIT AND TERMINATION

• For logic high, 
$$V_{OUT} = V_{OH MAX} = V_{CC MAX} - 0.9V$$

$$(V_{CCO MAX} - V_{OH MAX}) = 0.9V$$

• For logic low, 
$$V_{OUT} = V_{OL MAX} = V_{CC MAX} - 1.7V$$

$$(V_{CCO\_MAX} - V_{OL\_MAX}) = 1.7V$$

Pd H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{\text{OH\_MAX}} - (V_{\text{CC\_MAX}} - 2V))/R]^* (V_{\text{CC\_MAX}} - V_{\text{OH\_MAX}}) = [(2V - (V_{\text{CC\_MAX}} - V_{\text{OH\_MAX}}))/R]^* (V_{\text{CC\_MAX}} - V_{\text{OH\_MAX}}) = [(2V - 0.9V)/50\Omega]^* 0.9V = \textbf{19.8mW}$$

$$Pd\_L = [(V_{_{OL\_MAX}} - (V_{_{CC\_MAX}} - 2V))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OL\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OL\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OL\_MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = \textbf{10.2mW}$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW

TRANSISTOR COUNT

# RELIABILITY INFORMATION

Table 7.  $\theta_{\text{JA}}$ vs. Air Flow Table for 8 Lead TSSOP

 $\theta_{_{JA}}$  by Velocity (Meters per Second)

**0 1 2.5** 101.7°C/W 90.5°C/W 89.8°C/W

Multi-Layer PCB, JEDEC Standard Test Boards

The transistor count for ICS843251I-14 is: 2377

#### PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWBOL	Minimum	Maximum
N	8	3
А		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	2.90	3.10
E	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843251AGI-14	1Al14	8 Lead TSSOP	tube	-40°C to 85°C
843251AGI-14T	1Al14	8 Lead TSSOP	2500 tape & reel	-40°C to 85°C
843251AGI-14LF	Al14L	8 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
843251AGI-14LFT	Al14L	8 Lead "Lead-Free" TSSOP	2500 tape & reel	-40°C to 85°C

NOTE: Parts thar are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# Innovate with IDT and accelerate your future networks. Contact:

# www.IDT.com

#### **For Sales**

800-345-7015 408-284-8200 Fax: 408-284-2775

#### For Tech Support

netcom@idt.com 480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

#### **Europe**

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851

