







SN65C3221E, SN75C3221E

SLLS694C - NOVEMBER 2005 - REVISED JULY 2021

3-V to 5.5-V Single-channel RS-232 1-Mbits Line Driver and Receiver with ±15-kV IEC ESD Protection

1 Features

- ESD Protection for RS-232 pins
 - ±15-kV Human-body model (HBM)
 - ±8-kV IEC 61000-4-2 Contact discharge
 - ±15-kV IEC 61000-4-2 Air-gap discharge
- Operate with 3-V to 5.5-V V_{CC} supply
- Operate up to 1 Mbit/s
- Low Standby Current . . . 1 µA Typical
- External capacitors . . . 4 × 0.1 µF
- Accepts 5-V logic input with 3.3-V supply
- RS-232 Bus-pin esd protection exceeds ±15 kv using human-body model (HBM)
- Auto-powerdown feature automatically disables drivers for power savings

2 Applications

- **Industrial PCs**
- Wired networking
- Data center and enterprise computing
- Battery-powered systems
- **PDAs**
- **Notebooks**
- Laptops
- Palmtop PCs
- Hand-held equipment

3 Description

The SN65C3221E and SN75C3221E consist of one line driver, one line receiver, and a dual charge-pump circuit with ±15-kV IEC ESD protection pin to pin (serial-port connection pins, including GND). These devices provide the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single


3-V to 5.5-V supply. These devices operate at data signaling rates up to 1 Mbit/s and a driver output slew rate of 24 V/µs to 150 V/µs.

Flexible control options for power management are available when the serial port is inactive. The autopowerdown feature functions when FORCEON is low and FORCEOFF is high. During this mode of operation, if the devices do not sense a valid RS-232 signal on the receiver input, the driver output is disabled. If FORCEOFF is set low and EN is high, both the driver and receiver are shut off, and the supply current is reduced to 1 µA. Disconnecting the serial port or turning off the peripheral drivers causes the auto-powerdown condition to occur. Autopowerdown can be disabled when FORCEON and FORCEOFF are high. With auto-powerdown enabled, the device is activated automatically when a valid signal is applied to the receiver input. The INVALID output notifies the user if an RS-232 signal is present at the receiver input. INVALID is high (valid data) if the receiver input voltage is greater than 2.7 V or less than -2.7 V, or has been between -0.3 V and 0.3 V for less than 30 µs. INVALID is low (invalid data) if the receiver input voltage is between -0.3 V and 0.3 V for more than 30 µs. See Figure 8-5 for receiver input levels.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
SNx5C3221E	SSOP (DB) 16	6.20 mm x 5.30 mm
	TSSOP (DW) 16	10.3 mm x 7.50 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Logic Diagram (Positive Logic)



Table of Contents

1 Features1	7.11 Auto-powerdown Section: Electrical
2 Applications1	Characteristics9
3 Description1	7.12 Switching Characteristics: Auto-powerdown9
4 Revision History2	8 Parameter Measurement Information10
5 Device Comparison Table3	9 Detailed Description13
6 Pin Configuration and Functions4	9.1 Device Functional Modes13
7 Specifications5	10 Application and Implementation14
7.1 Absolute Maximum Ratings5	10.1 Application Information14
7.2 ESD Ratings5	11 Device and Documentation Support15
7.3 ESD Ratings - IEC Specifications5	11.1 Receiving Notification of Documentation Updates 15
7.4 Recommended Operating Conditions6	11.2 Support Resources15
7.5 Thermal Information6	11.3 Trademarks15
7.6 Electrical Characteristics7	11.4 Electrostatic Discharge Caution15
7.7 Driver Section: Electrical Characteristics7	11.5 Glossary15
7.8 Switching Characteristics: Driver7	12 Mechanical, Packaging, and Orderable
7.9 Receiver Section: Electrical Characteristics8	Information15
7.10 Switching Characteristics: Receiver8	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	nanges from Revision B (April 2009) to Revision C (July 2021)	Page
•	Changed the Applications list	1
•	Deleted the Ordering Information table	1
•	Added the Device Information table	1
	Added the Pin Configuration and Functions	
•	Removed the thermal information from Absolute Maximum Ratingstable and moved the thermal information	tion
	to its own table	5
•	Added a table note for PW package of SN65C3221E regarding the minimum capacitance in ESD Rating	s -
	IEC Specifications table	5
•	Changed thermal information for PW package of SN65C3221E. Added additional thermal information for	
	other packages	6
•	Added the Detailed Desctipiton section	13
	·	



5 Device Comparison Table

Table 5-1. 1-Mbit/s RS-232 Parts

PART NO.	TEMPERATURE RANGE	DRIVER NO.	RECEIVER NO.	ESD	SUPPLY V _{CC} (V)	FEATURE	PIN/PACKAGE
SN65C3221E		1	1	±15-kV Air-Gap, ±8-kV Contact, ±15-kV HBM	3.3 or 5	Auto powerdown	16-pin SOIC, SSOP, TSSOP
SN65C3232E		2	2	±15-kV Air-Gap, ±8-kV Contact, ±15-kV HBM	3.3 or 5	Low pin count	16-pin SOIC, SSOP, TSSOP
MAX3227I		1	1	±8-kV Air-Gap, ±8-k V Contact, ±15-kV HBM	3.3 or 5	Auto powerdown plus, ready signal	16-pin SSOP
SN65C3221	–40°C to 85°C	1	1	±15-kV HBM	3.3 or 5	Auto powerdown	16-pin SOIC, SSOP, TSSOP
SN65C3223		2	2	±15-kV HBM	3.3 or 5	Auto powerdown, enable signal	20-pin SOIC, SSOP, TSSOP
SN65C3222		2	2	±15-kV HBM	3.3 or 5	Enable, powerdown signal	20-pin SOIC, SSOP, TSSOP
SN65C3232		2	2	±15-kV HBM	3.3 or 5	Low pin count	16-pin SOIC, SSOP, TSSOP
SN65C3238		5	3	±15-kV HBM	3.3 or 5	Auto powerdown plus	28-pin SOIC, SSOP, TSSOP
SN65C3243		3	5	±15-kV HBM	3.3 or 5	Auto powerdown	28-pin SOIC, SSOP, TSSOP
SN75C3221E		1	1	±15-kV Air-Gap, ±8-kV Contact, ±15-kV HBM	3.3 or 5	Auto powerdown	16-pin SOIC, SSOP, TSSOP
SN75C3232E		2	2	±15-kV Air-Gap, ±8-kV Contact, ±15-kV HBM	3.3 or 5	Low pin count	16-pin SOIC, SSOP, TSSOP
MAX3227C		1	1	±8-kV Air-Gap, ±8-kV Contact, ±15-kV HBM	3.3 or 5	Auto powerdown plus, ready signal	16-pin SSOP
SN75C3221	0°C to 70°C	1	1	±15-kV HBM	3.3 or 5	Auto powerdown	16-pin SOIC, SSOP, TSSOP
SN75C3223		2	2	±15-kV HBM	3.5 or 5	Auto powerdown, enable signal	20-pin SOIC, SSOP, TSSOP
SN75C3222		2	2	±15-kV HBM	3.3 or 5	Enable, powerdown signal	20-pin SOIC, SSOP, TSSOP
SN75C3232		2	2	±15-kV HBM	3.3 or 5	Low pin count	16-pin SOIC, SSOP, TSSOP
SN75C3238		5	3	±15-kV HBM	3.3 or 5	Auto powerdown plus	28-pin SOIC, SSOP, TSSOP
SN75C3243		3	5	±15-kV HBM	3.3 or 5	Auto powerdown	28-pin SOIC, SSOP, TSSOP



6 Pin Configuration and Functions




Figure 6-1. DB or PW Package Top View

Table 6-1. Pin Configurations

P	IN		DESCRIPTION
NAME	NO	I/O	
EN	1	I	Low input enables receiver ROUT output. High input sets ROUT to high impedance.
C1+	2	_	Positive terminals of the voltage-doubler charge-pump capacitors
V+	3	0	5.5-V supply generated by the charge pump
C1–	4	_	Negative terminals of the voltage-doubler charge-pump capacitors
C2+	5	_	Positive terminals of the voltage-doubler charge-pump capacitors
C2-	6	_	Negative terminals of the voltage-doubler charge-pump capacitors
V-	7	0	-5.5-V supply generated by the charge pump
RIN	8	I	RS-232 receiver input
ROUT	9	0	Receiver output
INVALID	10	0	Invalid output pin. Output low when all RIN inputs are unpowered.
DIN	11	I	Driver input
FORCEON	12	I	Automatic power-down control input
DOUT	13	0	RS-232 driver output
GND	14	_	Ground
V _{CC}	15	_	3-V to 5.5-V supply voltage
FORCEOFF	16	I	Automatic power-down control input

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range ⁽²⁾		-0.3	6	V
V+	Positive output supply voltage range ⁽²⁾		-0.3	7	V
V-	Negative output supply voltage range ⁽²⁾		0.3	-7	V
V+ - V-	- Supply voltage difference ⁽²⁾			13	V
V	Input voltage range	Driver (FORCEOFF, FORCEON, EN)	-0.3	6	V
V _I		Receiver	-25	25	V
V	Output valtage range	Driver	-13.2	13.2	V
Vo	Output voltage range	Receiver (INVALID)	-0.3	V _{CC} + 0.3	V
TJ	Operating virtual junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

				VALUE	UNIT
V _(ESD)		ANGUEGDA/JEDEC JG 004(1)	DOUT, RIN	±15000	
	Electrostatic discharge		All other pins	±3000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾			

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 ESD Ratings - IEC Specifications

					VALUE	UNIT
,	V _(ESD) Ele	Electrostatic discharge	IEC 61000-4-2 Contact Discharge (1)	RIN and DOUT pins only	±8000	
		Liectiostatic discriarge	IEC 61000-4-2 Air Discharge (1)	RIN and DOUT pins only	±15000	V

⁽¹⁾ For the PW package of SN65C3221E only, a minimum of 1-μF capacitor is required between VCC and GND to meet the specified IEC-ESD level.

⁽²⁾ All voltages are with respect to network GND.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Recommended Operating Conditions

See Figure 10-1. see (1)

				MIN	NOM	MAX	UNIT
	Supply voltage	V _{CC} = 3.3 V	3	3.3	3.6	V	
	Supply voltage	V _{CC} = 5 V	4.5	5	5.5	V	
V _{IH}	Driver and control	DIN, FORCEOFF, FORCEON, EN	V _{CC} = 3.3 V	2			V
V IH	high-level input voltage	DIN, FORCEOFF, FORCEON, EN	V _{CC} = 5 V	2.4			V
V _{IL}	Driver and control low-level input voltage	DIN, FORCEOFF, FORCEON, EN				0.8	V
VI	Driver and control input voltage	DIN, FORCEOFF, FORCEON		0		5.5	V
VI	Receiver input voltage		-25		25	V	
T _A			SN65C3221E	-40		85	°C
	Operating free-air temperature	SN75C3221E	0		70	C	

⁽¹⁾ Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

7.5 Thermal Information

		SN6	SN65C3221E		SN75C3221E		
		PW (TSSOP)	DB (SSOP)	PW (TSSOP)	DB (SSOP)		
THERMAL METRIC ¹		16 PINS	16 PINS	16 PINS	16 PINS	UNIT	
R _{θJA}	Junction-to-ambient thermal resistance	110.9	82	108	82	°C/W	
R _{θJC(top)}	Junction-to-case (top) thermal resistance	41.7	45.7	41.1	45.7	°C/W	
R _{θJB}	Junction-to-board thermal resistance	57.2	44.4	51.4	44.4	°C/W	
Ψ ЈТ	Junction-to-top characterization parameter	4.2	11.0	3.9	11.0	°C/W	
Ψ ЈВ	Junction-to-board characterization parameter	56.6	43.8	50.9	43.8	°C/W	

Submit Document Feedback



7.6 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 10-1)

	PARA	METER	TEST CONDITIONS(1)	MIN	TYP ⁽²⁾	MAX	UNIT
I	Input leakage current	FORCEOFF, FORCEON, EN			±0.01	±1	μΑ
		Auto-powerdown disabled	No load, FORCEOFF and FORCEON at V _{CC}		0.3	1	mA
lcc	Supply current	Powered off	No load, FORCEOFF at GND		1	10	
I _{CC}	(T _A = 25°C)	Auto-powerdown enabled	No load, FORCEOFF at V _{CC} , FORCEON at GND, All RIN are open or grounded		1	10	μА

⁽¹⁾ Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

7.7 Driver Section: Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 10-1)

	PARAMETER	TEST	CONDITIONS ⁽¹⁾	MIN	TYP ⁽²⁾	MAX	UNIT
V _{OH}	High-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND,	DIN = GND	5	5.4		V
V _{OL}	Low-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND,	DIN = V _{CC}	– 5	-5.4		V
I _{IH}	High-level input current	V _I = V _{CC}			±0.01	±1	μA
I _{IL}	Low-level input current	V _I at GND			±0.01	±1	μA
1	Short-circuit output	V _{CC} = 3.6 V,	V _O = 0 V		±35	±60	mA
los	current ⁽³⁾	V _{CC} = 5.5 V,	$V_O = 0 V$		±35	±90	IIIA
r _o	Output resistance	V _{CC} , V+, and V– = 0 V,	$V_O = \pm 2 V$	300	10M		Ω
	Output leakage current	FORCEOFF = GND	$V_{O} = \pm 12 \text{ V}, V_{CC} = 3 \text{ V to } 3.6 \text{ V}$			±25	μA
I _{off}	Output leakage current	put leakage current	$V_O = \pm 10 \text{ V}, \qquad V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$			±25	μΛ

⁽¹⁾ Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

7.8 Switching Characteristics: Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 10-1)

	PARAMETER		TEST CONDITIONS(1	EST CONDITIONS ⁽¹⁾			MAX	UNIT
Maximum data rate (see Figure 8-1)			C _L = 1000 pF		250			
		$R_L = 3 k\Omega$	C _L = 250 pF,	V _{CC} = 3 V to 4.5 V	1000			kbit/s
(00011	guideli		C _L = 1000 pF,	$C_L = 1000 \text{ pF}, \qquad V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$				
t _{sk(p)}	Pulse skew ⁽³⁾	C _L = 150 pF to 2500 pF,	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$	See Figure 8-2		100		ns
SR(tr)	Slew rate, transition region (see Figure 8-1)	V _{CC} = 3.3 V,	$R_L = 3 k\Omega \text{ to } 7 k\Omega$	C _L = 150 pF to 1000 pF	18		150	V/µs

⁽¹⁾ Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

⁽²⁾ All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

⁽²⁾ All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25^{\circ}\text{C}$.

⁽³⁾ Short-circuit durations should be controlled to prevent exceeding the device absolute power-dissipation ratings, and not more than one output should be shorted at a time.

⁽²⁾ All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

⁽³⁾ Pulse skew is defined as |t_{PLH} - t_{PHL}| of each channel of the same device.



7.9 Receiver Section: Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 10-1)

	PARAMETER	TEST CONDITIONS(1)	MIN	TYP ⁽²⁾	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -1 mA	V _{CC} - 0.6 V	V _{CC} - 0.1 V		V
V _{OL}	Low-level output voltage	I _{OL} = 1.6 mA			0.4	V
V _{IT+}	Positive-going input threshold voltage	V _{CC} = 3.3 V		1.6	2.4	V
VIT+	Positive-going input tilleshold voltage	V _{CC} = 5 V		1.9	2.4	V
V _{IT} _	Negative-going input threshold voltage	V _{CC} = 3.3 V	0.6	1.1		V
VIT-	rvegative-going input tilleshold voltage	V _{CC} = 5 V	0.8	1.4		V
V_{hys}	Input hysteresis (V _{IT+} - V _{IT-})			0.5		V
I _{off}	Output leakage current	FORCEOFF = 0 V		±0.05	±10	μΑ
r _i	Input resistance	V _I = ±3 V to ±25 V	3	5	7	kΩ

Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

7.10 Switching Characteristics: Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 10-1)

	PARAMETER	TEST CONDITIONS(1)	TYP ⁽²⁾	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	C _L = 150 pF, See Figure 8-3	150	ns
t _{PHL}	Propagation delay time, high- to low-level output	C _L = 150 pF, See Figure 8-3	150	ns
t _{en}	Output enable time	C_L = 150 pF, R_L = 3 k Ω , See Figure 8-4	200	ns
t _{dis}	Output disable time	C_L = 150 pF, R_L = 3 k Ω , See Figure 8-4	200	ns
t _{sk(p)}	Pulse skew ⁽³⁾	See Figure 8-3	50	ns

Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device.

All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.



7.11 Auto-powerdown Section: Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 8-5)

	PARAMETER	TEST CO	MIN	MAX	UNIT	
$V_{T+(valid)}$	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND,	FORCEOFF = V _{CC}		2.7	V
V _{T-(valid)}	Receiver input threshold for INVALID high-level output voltage	FORCEON = GND,	FORCEOFF = V _{CC}	-2.7		V
V _{T(invalid)}	Receiver input threshold for INVALID low-level output voltage	FORCEON = GND,	FORCEOFF = V _{CC}	-0.3	0.3	V
V _{OH}	INVALID high-level output voltage	I _{OH} = -1 mA, FORCEON FORCEOFF = V _{CC}	N = GND,	V _{CC} - 0.6		V
V _{OL}	INVALID low-level output voltage	I _{OL} = 1.6 mA, FORCEO FORCEOFF = V _{CC}	N = GND,		0.4	V

7.12 Switching Characteristics: Auto-powerdown


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 8-5)

	PARAMETER	TYP ⁽¹⁾	UNIT
t _{valid}	Propagation delay time, low- to high-level output	1	μs
t _{invalid}	Propagation delay time, high- to low-level output	30	μs
t _{en}	Supply enable time	100	μs

⁽¹⁾ All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.




8 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z_O = 50 Ω , 50% duty cycle, $t_r \le 10$ ns. $t_f \le 10$ ns.


Figure 8-1. Driver Slew Rate



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns. $t_f \le 10$ ns.


Figure 8-2. Driver Pulse Skew



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $Z_O = 50 \ \Omega$, 50% duty cycle, $t_r \le 10 \ ns$, $t_f \le 10 \ ns$.


Figure 8-3. Receiver Propagation Delay Times



- NOTES: A. C_L includes probe and jig capacitance. B. The pulse generator has the following characteristics: $Z_O = 50 \ \Omega$, 50% duty cycle, $t_r \le 10 \ ns$, $t_f \le 10 \ ns$.
 - C. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - D. t_{PZL} and t_{PZH} are the same as t_{en} .

Figure 8-4. Receiver Enable and Disable Times





Indeterminate

Valid RS-232 Level, INVALID High

NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 5 kbit/s, Z_O = 50 Ω , 50% duty cycle, $t_r \le 10$ ns. $t_f \le 10$ ns.

-2.7 V

Figure 8-5. INVALID Propagation Delay Times and Driver Enabling Time

 $^{^{\}dagger}$ Auto-powerdown disables drivers and reduces supply current to 1 $\mu A.$



9 Detailed Description

9.1 Device Functional Modes

Table 9-1. Each Driver

	IN	PUTS ⁽¹⁾		OUTPUT	
DIN	FORCEON	FORCEOFF	VALID RIN RS-232 LEVEL	DOUT	DRIVER STATUS
Х	X	L	X	Z	Powered off
L	Н	Н	X	Н	Normal operation with
Н	Н	Н	X	L	auto-powerdown disabled
L	L	Н	Yes	Н	Normal operation with
Н	L	Н	Yes	L	auto-powerdown enabled
L	L	Н	No	Z	Powered off by
Н	L	Н	No	Z	auto-powerdown feature

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

Table 9-2. Each Receiver

	INPUTS ⁽¹⁾							
RIN	EN	VALID RIN RS-232 LEVEL	OUTPUT ROUT					
L	L	X	Н					
Н	L	X	L					
Х	Н	X	Z					
Open	L	No	Н					


(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = disconnected input or connected driver off

10 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information



(1) C3 can be connected to V_{CC} or GND.

NOTES: A. Resistor values shown are nominal.

B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

V_{CC} vs CAPACITOR VALUES

v _{cc}	C1	C2, C3, and C4
3.3 V \pm 0.3 V 5 V \pm 0.5 V 3 V to 5.5 V	0.1 μF 0.047 μF 0.1 μF	0.1 μF 0.33 μF 0.47 μF

Figure 10-1. Typical Operating Circuit and Capacitor Values



11 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 17-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
SN65C3221EDB	Obsolete	Production	SSOP (DB) 16	-	-	Call TI	Call TI	-40 to 85	MU221E
SN65C3221EDBR	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MU221E
SN65C3221EDBR.A	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MU221E
SN65C3221EDBRG4	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MU221E
SN65C3221EDBRG4.A	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MU221E
SN65C3221EPWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MU221E
SN65C3221EPWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MU221E
SN65C3221EPWRG4	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MU221E
SN65C3221EPWRG4.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MU221E
SN75C3221EDB	Obsolete	Production	SSOP (DB) 16	-	-	Call TI	Call TI	0 to 70	MY221E
SN75C3221EDBR	Obsolete	Production	SSOP (DB) 16	-	-	Call TI	Call TI	0 to 70	MY221E

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65C3221EDBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN65C3221EDBRG4	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN65C3221EPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN65C3221EPWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1




www.ti.com 24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65C3221EDBR	SSOP	DB	16	2000	353.0	353.0	32.0
SN65C3221EDBRG4	SSOP	DB	16	2000	353.0	353.0	32.0
SN65C3221EPWR	TSSOP	PW	16	2000	353.0	353.0	32.0
SN65C3221EPWRG4	TSSOP	PW	16	2000	353.0	353.0	32.0






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated