

FDR4410 N-Channel Enhancement Mode Field Effect Transistor

General Description




The FDR4410 has been designed as a smaller, low cost alternative to the popular Si4410DY.

The SuperSOT™-8 package is 40% smaller than the SO-8 package.

The SuperSOT-8 advanced package design and optimised pinout allow the typical Power dissipation to be similar to the bigger SO-8 packages.

Features

- 9 A, 30 V. $R_{DS(ON)} = 0.013 \Omega @ V_{GS} = 10V$
 $R_{DS(ON)} = 0.020 \Omega @ V_{GS} = 4.5V.$
- High density cell design for extremely low $R_{DS(ON)}$.
- Proprietary SuperSOT™-8 small outline surface mount package with high power and current handling capability.



Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless other wise noted

Symbol	Parameter	FDR4410	Units
V_{DSS}	Drain-Source Voltage	30	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous (Note 1a)	9	A
	- Pulsed	27	
P_D	Maximum Power Dissipation (Note 1a)	1.8	W
	(Note 1b)	1	
	(Note 1c)	0.9	
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	70	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	20	$^\circ\text{C/W}$

Electrical Characteristics (T_A = 25 °C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ Est	Max	Units
OFF CHARACTERISTICS						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	30			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V			1	μA
		T _J = 55°C			10	μA
I _{GSS}	Gate - Body Leakage, Forward	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
I _{GSS}	Gate - Body Leakage, Reverse	V _{GS} = -20 V, V _{DS} = 0 V			-100	nA
ON CHARACTERISTICS (Note 2)						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _O = 250 μA	1	1.5	2	V
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 9 A		0.0115	0.013	Ω
		V _{GS} = 4.5 V, I _D = 7.5 A		0.018	0.02	
I _{D(ON)}	On-State Drain Current	V _{GS} = 10 V, V _{DS} = 5 V	27			A
SWITCHING CHARACTERISTICS (Note 2)						
Q _g	Total Gate Charge	V _{DS} = 15 V, I _D = 9 A, V _{GS} = 10 V		38	55	nC
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I _S	Maximum Continuous Drain-Source Diode Forward Current				1.5	A
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 1.5 A (Note 2)			1.2	V




Notes:

1. R_{θJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{θJC} is guaranteed by design while R_{θCA} is determined by the user's board design.

$$P_D(t) = \frac{T_J - T_A}{R_{\theta JA}(t)} = \frac{T_J - T_A}{R_{\theta JC} + R_{\theta CA}(t)} = I_D^2(t) \times R_{DS(ON)} @ T_J$$

Typical R_{θJA} using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

- a. 70°C/W when mounted on a 1 in² pad of 2oz copper.
- b. 125°C/W when mounted on a 0.026 in² pad of 2oz copper.
- c. 135°C/W when mounted on a 0.005 in² pad of 2oz copper.



Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2.0%