

- Free-Running CLKA and CLKb Can Be Asynchronous or Coincident
- Clocked FIFO Buffering Data From Port A to Port B
- Synchronous Read-Retransmit Capability
- Mailbox Register in Each Direction
- Programmable Almost-Full (AF) and Almost-Empty (AE) Flags
- Microprocessor Interface Control Logic
- Input-Ready and AF Flags Synchronized by CLKA
- Output-Ready and AE Flags Synchronized by CLKb
- Low-Power 0.8- $\mu$ m Advanced CMOS Technology
- Supports Clock Frequencies up to 100 MHz
- Fast Access Times of 6.5 ns
- Pin-to-Pin Compatible With 5-V Operating SN74ACT3631, SN74ACT3641, and SN74ACT3651
- Package Options Include 120-Pin Thin Quad Flat (PCB) and 132-Pin Plastic Quad Flat (PQ) Packages

### description

The SN74ALVC3631, SN74ALVC3641, and SN74ALVC3651 are high-speed, low-power, CMOS, synchronous FIFO memories that support clock frequencies up to 100 MHz and have read access times as fast as 6.5 ns. The 512 × 36, 1024 × 36, and 2048 × 36 dual-port SRAM FIFOs buffer data from port A to port B. The FIFO memories have retransmit capability, which allows previously read data to be accessed again. The FIFOs have flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port takes place with two 36-bit mailbox registers. Each mailbox register has a flag that signals when new mail has been stored. Two or more devices are used in parallel to create wider data paths. Expansion also is possible in word depth.

The SN74ALVC3631/41/51 are synchronous FIFOs, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses with synchronous control.

The input-ready (IR) flag and almost-full (AF) flag of the FIFOs are two-stage, synchronized to CLKA. The output-ready (OR) flag and almost-empty (AE) flag of the FIFOs are two-stage, synchronized to CLKb. Offset values for AF and AE are programmed from port A or through a serial input.

The SN74ALVC3631/41/51 are characterized for operation from 0°C to 70°C.

For more information on this device family, see the following application reports:

- *FIFO Patented Synchronous Retransmit: Programmable DSP-Interface Application for FIR Filtering* (literature number SCAA009)
- *FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control* (literature number SCAA007)
- *Metastability Performance of Clocked FIFOs* (literature number SCZA004)
- *FIFO Architecture, Functions, and Applications* (literature number SCAA042)
- *Optimizing DSP-Based Digital Filters With Application-Specific FIFOs* (literature number SCAA021)
- *FIFO Memories: Surface-Mount Packages for PCMCIA Applications* (literature number SDMA001A)
- *Interfacing TI Clocked FIFOs with TI Floating-Point DSPs* (literature number SCAA005A)




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**SN74ALVC3631, SN74ALVC3641, SN74ALVC3651  
 512 × 36, 1024 × 36, 2048 × 36  
 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES**

SDMS025B – OCTOBER 1999 – REVISED JUNE 2000


**PCB PACKAGE  
 (TOP VIEW)**



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN74ALVC3631, SN74ALVC3641, SN74ALVC3651**  
**512 × 36, 1024 × 36, 2048 × 36**  
**SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES**  
SDMS025B – OCTOBER 1999 – REVISED JUNE 2000

**PQ PACKAGE†**  
**(TOP VIEW)**




NC – No internal connection

† Uses Yamaichi socket IC51-1324-828

**SN74ALVC3631, SN74ALVC3641, SN74ALVC3651**  
**512 × 36, 1024 × 36, 2048 × 36**  
**SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES**

SDMS025B – OCTOBER 1999 – REVISED JUNE 2000

**functional block diagram**



<sup>†</sup> 512 × 36 for the SN74ALVC3631, 1024 × 36 for the SN74ALVC3641, and 2048 × 36 for the SN74ALVC3651

## Terminal Functions

TERMINAL NAME	I/O	DESCRIPTION
A0–A35	I/O	Port-A data. The 36-bit bidirectional data port for side A.
<u>AE</u>	O	Almost-empty flag. Programmable flag synchronized to CLKB. <u>AE</u> is low when the number of words in the FIFO is less than or equal to the value in the almost-empty offset register (X).
<u>AF</u>	O	Almost-full flag. Programmable flag synchronized to CLKA. <u>AF</u> is low when the number of empty locations in the FIFO is less than or equal to the value in the almost-full offset register (Y).
B0–B35	I/O	Port-B data. The 36-bit bidirectional data port for side B.
CLKA	I	Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. IR and <u>AF</u> are synchronous to the low-to-high transition of CLKA.
CLKB	I	Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. OR and <u>AE</u> are synchronous to the low-to-high transition of CLKB.
CSA	I	Port-A chip select. CSA must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0–A35 outputs are in the high-impedance state when CSA is high.
<u>CSB</u>	I	Port-B chip select. CSB must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0–B35 outputs are in the high-impedance state when CSB is high.
ENA	I	Port-A master enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A.
ENB	I	Port-B master enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B.
FS1/ <u>SEN</u> , FS0/SD	I	Flag-offset select 1/serial enable, flag-offset select 0/serial data. FS1/ <u>SEN</u> and FS0/SD are dual-purpose inputs used for flag-offset-register programming. During a device reset, FS1/ <u>SEN</u> and FS0/SD select the flag-offset programming method. Three offset-register programming methods are available: automatically load one of two preset values, parallel load from port A, and serial load.  When serial load is selected for flag-offset-register programming, FS1/ <u>SEN</u> is used as an enable synchronous to the low-to-high transition of CLKA. When FS1/ <u>SEN</u> is low, a rising edge on CLKA loads the bit present on FS0/SD into the X-and Y-offset registers. The number of bit writes required to program the offset registers is 22. The first bit write stores the Y-register MSB and the last bit write stores the X-register LSB.
IR	O	Input-ready flag. IR is synchronized to the low-to-high transition of CLKA. When IR is low, the FIFO is full and writes to its array are disabled. When the FIFO is in retransmit mode, IR indicates when the memory has been filled to the point of the retransmit data and prevents further writes. IR is set low during reset and is set high after reset.
MBA	I	Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation.
MBB	I	Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0–B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO data for output.
<u>MBF1</u>	O	Mail1 register flag. <u>MBF1</u> is set low by the low-to-high transition of CLKA that writes data to the mail1 register. MBF1 is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. <u>MBF1</u> is set high by a reset.
<u>MBF2</u>	O	Mail2 register flag. <u>MBF2</u> is set low by the low-to-high transition of CLKB that writes data to the mail2 register. <u>MBF2</u> is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. <u>MBF2</u> is set high by a reset.
OR	O	Output-ready flag. OR is synchronized to the low-to-high transition of CLKB. When OR is low, the FIFO is empty and reads are disabled. Ready data is present in the output register of the FIFO when OR is high. OR is forced low during the reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory.
RFM	I	Read from mark. When the FIFO is in retransmit mode, a high on RFM enables a low-to-high transition of CLKB to reset the read pointer to the beginning retransmit location and output the first selected retransmit data.
RST	I	Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while RST is low. The low-to-high transition of RST latches the status of FS0 and FS1 for AF and <u>AE</u> offset selection.
RTM	I	Retransmit mode. When RTM is high and valid data is present in the FIFO output register (OR is high), a low-to-high transition of CLKB selects the data for the beginning of a retransmit and puts the FIFO in retransmit mode. The selected word remains the initial retransmit point until a low-to-high transition of CLKB occurs while RTM is low, taking the FIFO out of retransmit mode.

**SN74ALVC3631, SN74ALVC3641, SN74ALVC3651**  
**512 × 36, 1024 × 36, 2048 × 36**  
**SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES**

SDMS025B – OCTOBER 1999 – REVISED JUNE 2000

**Terminal Functions (Continued)**

TERMINAL NAME	I/O	DESCRIPTION
W/RA	I	Port-A write/read select. A high on W/RA selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The A0–A35 outputs are in the high-impedance state when W/RA is high.
W/RB	I	Port-B write/read select. A low on W/RB selects a write operation and a high selects a read operation on port B for a low-to-high transition of CLKB. The B0–B35 outputs are in the high-impedance state when W/RB is low.

**detailed description**

**reset**

The SN74ALVC3631/41/51 are reset by taking the reset ( $\overline{RST}$ ) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A reset initializes the memory-read and-write pointers and forces the IR flag low, the OR flag high, the  $\overline{AE}$  flag low, and the  $\overline{AF}$  flag high. Resetting the device also forces the mailbox flags ( $\overline{MBF1}$ ,  $\overline{MBF2}$ ) high. After a FIFO is reset, IR is set high after at least two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.

**almost-empty flag and almost-full flag offset programming**

Two registers in the SN74ALVC3631/41/51 are used to hold the offset values for the  $\overline{AE}$  and  $\overline{AF}$  flags. The  $\overline{AE}$  flag offset register is labeled X, and the  $\overline{AF}$  flag offset register is labeled Y. The offset registers can be loaded with a value in three ways: one of two preset values is loaded into the offset registers, parallel load from port A, or serial load. The offset-register-programming mode is chosen by the flag select (FS1, FS0) inputs during a low-to-high transition on  $\overline{RST}$  (see Table 1).

**Table 1. Flag Programming**

FS1	FS0	RST	X AND Y REGISTER <sup>†</sup>
H	H	↑	Serial load
H	L	↑	64
L	H	↑	8
L	L	↑	Parallel load from port A

<sup>†</sup> X register holds the offset for  $\overline{AE}$ ; Y register holds the offset for  $\overline{AF}$ .

**preset values**

If a preset value of 8 or 64 is chosen by FS1 and FS0 at the time of an  $\overline{RST}$  low-to-high transition according to Table 1, the preset value is automatically loaded into the X and Y registers. No other device initialization is necessary to begin normal operation, and the IR flag is set high after two low-to-high transitions on CLKA.

**parallel load from port A**

To program the X and Y registers from port A, the device is reset with FS0 and FS1 low during the low-to-high transition of  $\overline{RST}$ . After this reset is complete, the IR flag is set high after two low-to-high transitions on CLKA. The first two writes to the FIFO do not store data in its memory but load the offset registers in the order Y, X. Each offset register of the SN74ALVC3631/41/51 uses port-A inputs (A10–A0). The highest number input is used as the most-significant bit of the binary number in each case. Each register value can be programmed from 1 to 508 (SN74ALVC3631), 1 to 1020 (SN74ALVC3641), and 1 to 2044 (SN74ALVC3651). After both offset registers are programmed from port A, subsequent FIFO writes store data in the SRAM.

### serial load

To program the X and Y registers serially, the device is reset with FS0/SD and FS1/SEN high during the low-to-high transition of RST. After this reset is complete, the X-and Y-register values are loaded bitwise through FS0/SD on each low-to-high transition of CLKA that FS1/SEN is low. Eighteen (SN74ALVC3631), twenty (SN74ALVC3641), and twenty-two (SN74ALVC3651) bit writes are needed to complete the programming. The first bit write stores the most-significant bit of the Y register and the last bit write stores the least-significant bit of the X register. Each register value can be programmed from 1 to 508 (SN74ALVC3631), 1 to 1020 (SN74ALVC3641), and 1 to 2044 (SN74ALVC3651).

When the option is chosen to program the offset registers serially, the IR flag remains low until all register bits are written. The IR flag is set high by the low-to-high transition of CLKA after the last bit is loaded, to allow normal FIFO operation.

### FIFO write/read operation

The state of the port-A data (A0–A35) outputs is controlled by the port-A chip select (CSA) and the port-A write/read select (W/RA). The A0–A35 outputs are in the high-impedance state when either CSA or W/RA is high. The A0–A35 outputs are active when both CSA and W/RA are low.

Data is loaded into the FIFO from the A0–A35 inputs on a low-to-high transition of CLKA when CSA and the port-A mailbox select (MBA) are low, W/RA, the port-A enable (ENA), and the IR flag are high (see Table 2). Writes to the FIFO are independent of any concurrent FIFO reads.

**Table 2. Port-A Enable Function Table**

CSA	W/RA	ENA	MBA	CLKA	A0–A35 OUTPUTS	PORT FUNCTION
H	X	X	X	X	In high-impedance state	None
L	H	L	X	X	In high-impedance state	None
L	H	H	L	↑	In high-impedance state	FIFO write
L	H	H	H	↑	In high-impedance state	Mail1 write
L	L	L	L	X	Active, mail2 register	None
L	L	H	L	↑	Active, mail2 register	None
L	L	L	H	X	Active, mail2 register	None
L	L	H	H	↑	Active, mail2 register	Mail2 read (set MBF2 high)

The port-B control signals are identical to those of port A, with the exception that the port-B write/read select (W/RB) is the inverse of the W/RA. The state of the port-B data (B0–B35) outputs is controlled by the port-B chip select (CSB) and W/RB. The B0–B35 outputs are in the high-impedance state when either CSB is high or W/RB is low. The B0–B35 outputs are active when CSB is low and W/RB is high.

Data is read from the FIFO to its output register on a low-to-high transition of CLKB when CSB and MBB are low, W/RB, ENB, and the OR flag are high (see Table 3). Reads from the FIFO are independent of any concurrent FIFO writes.

**SN74ALVC3631, SN74ALVC3641, SN74ALVC3651**  
**512 × 36, 1024 × 36, 2048 × 36**  
**SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES**

SDMS025B – OCTOBER 1999 – REVISED JUNE 2000

**Table 3. Port-B Enable Function Table**

CSB	$\overline{W/RB}$	ENB	MBB	CLKB	B0–B35 OUTPUTS	PORT FUNCTION
H	X	X	X	X	In high-impedance state	None
L	L	L	X	X	In high-impedance state	None
L	L	H	L	↑	In high-impedance state	None
L	L	H	H	↑	In high-impedance state	Mail2 write
L	H	L	L	X	Active, FIFO output register	None
L	H	H	L	↑	Active, FIFO output register	FIFO read
L	H	L	H	X	Active, mail1 register	None
L	H	H	H	↑	Active, mail1 register	Mail1 read (set $\overline{MBF1}$ high)

The setup- and hold-time constraints to the port clocks for the port-chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port-chip select and write/read select can change states during the setup- and hold-time window of the cycle.

When OR is low, the next data word is sent to the FIFO output register automatically by the CLKB low-to-high transition that sets OR high. When  $\overline{OR}$  is high, an available data word is clocked to the FIFO output register only when a FIFO read is selected by CSB,  $\overline{W/RB}$ , ENB, and MBB.

#### **synchronized FIFO flags**

Each FIFO flag is synchronized to its port clock through at least two flip-flop stages. This is done to improve the flag's reliability by reducing the probability of metastable events on their outputs when CLKA and CLKB operate asynchronously with one another. OR and  $\overline{AE}$  are synchronized to CLKB. IR and  $\overline{AF}$  are synchronized to CLKA. Table 4 shows the relationship of each flag to the number of words stored in memory.

**Table 4. FIFO Flag Operation**

NUMBER OF WORDS IN FIFO <sup>†</sup>	SYNCHRONIZED TO CLKB		SYNCHRONIZED TO CLKA	
	OR	$\overline{AE}$	$\overline{AF}$	IR
0	L	L	H	H
1 to X	H	L	H	H
$(X + 1)$ to $[D\$ - (Y + 1)]$	H	H	H	H
$(D\$ - Y)$ to 2047	H	H	L	H
$D\$$	H	H	L	L

<sup>†</sup>X is the almost-empty offset for  $\overline{AE}$ . Y is the almost-full offset for  $\overline{AF}$ .

<sup>‡</sup>When a word is present in the FIFO output register, its previous memory location is free.

<sup>§</sup>D = 512 for the SN74ALVC3631, D = 1024 for the SN74ALVC3641, and D = 2048 for the SN74ALVC3651

#### ***output-ready flag***

The OR flag of a FIFO is synchronized to CLKB. When OR is high, new data is present in the FIFO output register. When OR is low, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.

A FIFO read pointer is incremented each time a new word is clocked to its output register. When a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of CLKB; therefore, an OR flag is low if a word in memory is the next data to be sent to the FIFO output register and three CLKB cycles have not elapsed since the word was written. The output-ready flag of the FIFO remains low until the third low-to-high transition of CLKB occurs, simultaneously forcing the OR flag high and shifting the word to the FIFO output register.

A low-to-high transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at time  $t_{sk}(1)$ , or greater, after the write. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 6).

#### ***input-ready flag***

The IR flag of a FIFO is synchronized to the CLKA. When the IR flag is high, a memory location is free in the SRAM to write new data. No memory locations are free when the IR flag is low and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, its write pointer is incremented. When a word is read from a FIFO, its previous memory location can be written in a minimum of three cycles of CLKA; therefore, an IR flag is low if less than two cycles of CLKA have elapsed since the next memory write location has been read. The second low-to-high transition on CLKA after the read sets the IR flag high, and data can be written in the following cycle.

A low-to-high transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time  $t_{sk}(1)$ , or greater, after the read. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 7).

#### ***almost-empty flag***

The  $\overline{AE}$  flag of a FIFO is synchronized to CLKB. The almost-empty state is defined by the contents of register X. This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see *almost-empty flag and almost-full flag offset programming*). The  $\overline{AE}$  flag is low when the FIFO contains X or fewer words and is high when the FIFO contains  $(X + 1)$  or more words. A data word present in the FIFO output register has been read from memory.

Two low-to-high transitions of CLKB are required after a FIFO write for the  $\overline{AE}$  flag to reflect the new level of fill; therefore, the  $\overline{AE}$  flag of a FIFO containing  $(X + 1)$  or more words remains low if two cycles of CLKB have not elapsed since the write that filled the memory to the  $(X + 1)$  level. An  $\overline{AE}$  flag is set high by the second low-to-high transition of CLKB after the FIFO write that fills memory to the  $(X + 1)$  level. A low-to-high transition of CLKB begins the first synchronization cycle if it occurs at time  $t_{sk}(2)$ , or greater, after the write that fills the FIFO to  $(X + 1)$  words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 8).

**SN74ALVC3631, SN74ALVC3641, SN74ALVC3651**  
**512 × 36, 1024 × 36, 2048 × 36**  
**SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES**

SDMS025B – OCTOBER 1999 – REVISED JUNE 2000

**almost-full flag**

The  $\overline{AF}$  flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). The almost-full state is defined by the contents of register Y. This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see *almost-empty flag and almost-full flag offset programming*). The  $\overline{AF}$  flag is low when the number of words in the FIFO is greater than or equal to  $D - Y$ , where  $D =$  FIFO depth (512 for SN74ALVC3631, 1024 for SN74ALVC3641, and 2048 for SN74ALVC3651). The  $\overline{AF}$  flag is high when the number of words in the FIFO is less than or equal to  $[D - (Y + 1)]$ . A data word present in the FIFO output register has been read from memory.

Two low-to-high transitions of CLKA are required after a FIFO read for its  $\overline{AF}$  flag to reflect the new level of fill. Therefore, the  $\overline{AF}$  flag of a FIFO containing  $[D - (Y + 1)]$  or less words remains low if two cycles of CLKA have not elapsed since the read that reduced the number of words in memory to  $[D - (Y + 1)]$ . An  $\overline{AF}$  flag is set high by the second low-to-high transition of CLKA after the FIFO read that reduces the number of words in memory to  $[D - (Y + 1)]$ . A low-to-high transition of CLKA begins the first synchronization cycle if it occurs at time  $t_{sk(2)}$ , or greater, after the read that reduces the number of words in memory to  $[D - (Y + 1)]$ . Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 9).

**synchronous retransmit**

The synchronous-retransmit feature of the SN74ALVC3631/41/51 allows FIFO data to be read repeatedly, starting at a user-selected position. The FIFO is first put into retransmit mode (RTM) to select a beginning word and prevent ongoing FIFO write operations from destroying retransmit data. Data vectors with a minimum length of three words can retransmit repeatedly, starting at the selected word. The FIFO can be taken out of RTM at any time without affecting normal device operation.

The FIFO is put in retransmit mode by a low-to-high transition on CLKB when the RTM input is high and OR is high. This rising CLKB edge marks the data present in the FIFO output register as the first retransmit data. The FIFO goes out of retransmit mode when RTM goes low (see Figure 10).

When two or more reads have been done past the initial retransmit word, a retransmit is initiated by a low-to-high transition on CLKB when the read-from-mark (RFM) input is high. This rising CLKB edge shifts the first retransmit word to the FIFO output register and subsequent reads can begin immediately. Retransmit loops can be done endlessly while the FIFO is in RTM. RFM must be low during the CLKB rising edge that takes the FIFO out of retransmit mode.

When the FIFO is put into RTM, it operates with two read pointers. The current read pointer operates normally, incrementing each time a new word is shifted to the FIFO output register and used by the OR and  $\overline{AE}$  flags. The shadow read pointer stores the SRAM location at the time the device is put into RTM and does not change until the device is taken out of RTM. The shadow read pointer is used by the IR and  $\overline{AF}$  flags. Data writes can proceed while the FIFO is in RTM, but AF is set low by the write that stores  $(D - Y)$  words after the first retransmit word. The IR flag is set low by the Dth write after the first retransmit word.

When the FIFO is in RTM and RFM is high, a rising CLKB edge loads the current read pointer with the shadow read-pointer value and the OR flag reflects the new level of fill immediately. If the retransmit changes the FIFO status out of the almost-empty range, up to two CLKB rising edges after the retransmit cycle are needed to switch  $\overline{AE}$  high (see Figure 11). The rising CLKB edge that takes the FIFO out of retransmit mode shifts the read pointer used by the IR and  $\overline{AF}$  flags from the shadow to the current read pointer. If the change of read pointer used by IR and  $\overline{AF}$  should cause one or both flags to transition high, at least two CLKA synchronizing cycles are needed before the flags reflect the change. A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of IR if it occurs at time  $t_{sk(1)}$ , or greater, after the rising CLKB edge (see Figure 12). A rising CLKA edge after the FIFO is taken out of RTM is the first synchronizing cycle of  $\overline{AF}$  if it occurs at time  $t_{sk(2)}$ , or greater, after the rising CLKB edge (see Figure 14).

### mailbox registers

Two 36-bit bypass registers pass command and control information between port A and port B. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data-transfer operation. A low-to-high transition on CLKA writes A0–A35 data to the mail1 register when a port-A write is selected by CSA, W/RA, and ENA with MBA high. A low-to-high transition on CLKB writes B0–B35 data to the mail2 register when a port-B write is selected by CSB, W/RB, and ENB with MBB high. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while its mail flag is low.

When the port-B data (B0–B35) outputs are active, the data on the bus comes from the FIFO output register when the MBB input is low and from the mail1 register when MBB is high. Mail2 data always is present on the port-A data (A0–A35) outputs when they are active. The mail1 register flag (MBF1) is set high by a low-to-high transition on CLKB when a port-B read is selected by CSB, W/RB, and ENB with MBB high. The mail2 register flag (MBF2) is set high by a low-to-high transition on CLKA when a port-A read is selected by CSA, W/RA, and ENA with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.





Figure 1. FIFO Reset Loading X and Y With a Preset Value of Eight


**SN74ALVC3631, SN74ALVC3641, SN74ALVC3651  
 512 × 36, 1024 × 36, 2048 × 36  
 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES**

SDMS025B – OCTOBER 1999 – REVISED JUNE 2000



NOTE A:  $\overline{\text{CSA}} = \text{L}$ ,  $\overline{\text{W/RA}} = \text{H}$ ,  $\text{MBA} = \text{L}$ . It is not necessary to program offset register on consecutive clock cycles.

**Figure 2. Programming the  $\overline{\text{AF}}$  Flag and  $\overline{\text{AE}}$  Flag Offset Values From Port A**



NOTE A: It is not necessary to program offset-register bits on consecutive clock cycles. FIFO write attempts are ignored until IR is set high.

**Figure 3. Programming the  $\overline{\text{AF}}$  Flag and  $\overline{\text{AE}}$  Flag Offset Values Serially**




Figure 4. FIFO Write Cycle





Figure 5. FIFO Read Cycle


**SN74ALVC3631, SN74ALVC3641, SN74ALVC3651  
 512 × 36, 1024 × 36, 2048 × 36  
 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES**

SDMS025B – OCTOBER 1999 – REVISED JUNE 2000



†  $t_{sk(1)}$  is the minimum time between a rising CLKA edge and a rising CLKB edge for OR to transition high and to clock the next word to the FIFO output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than  $t_{sk(1)}$ , then the transition of OR high and the first word load to the output register can occur one CLKB cycle later than shown.

**Figure 6. OR-Flag Timing and First-Data-Word Fall Through When FIFO Is Empty**




<sup>†</sup> $t_{sk(1)}$  is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than  $t_{sk(1)}$ , then IR can transition high one CLKA cycle later than shown.

**Figure 7. IR-Flag Timing and First Available Write When FIFO Is Full**

**SN74ALVC3631, SN74ALVC3641, SN74ALVC3651  
 512 × 36, 1024 × 36, 2048 × 36  
 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES**


SDMS025B – OCTOBER 1999 – REVISED JUNE 2000



$\dagger t_{sk(2)}$  is the minimum time between a rising CLKA edge and a rising CLKKB edge for  $\overline{AE}$  to transition high in the next CLKKB cycle. If the time between the rising CLKA edge and rising CLKKB edge is less than  $t_{sk(2)}$ , then  $\overline{AE}$  can transition high one CLKKB cycle later than shown.

NOTE A: FIFO write (CSA = L, W/RA = H, MBA = L), FIFO read (CSB = L, W/RB = H, MBB = L)

**Figure 8. Timing for  $\overline{AE}$  When FIFO Is Almost Empty**




$\ddagger t_{sk(2)}$  is the minimum time between a rising CLKA edge and a rising CLKKB edge for  $\overline{AF}$  to transition high in the next CLKA cycle. If the time between the rising CLKKB edge and rising CLKA edge is less than  $t_{sk(2)}$ , then AF can transition high one CLKA cycle later than shown.

$\S D = 512$  for the SN74ALVC3631;  $D = 1024$  for the SN74ALVC3641;  $D = 2048$  for the SN74ALVC3651.


NOTE A: FIFO write (CSA = L, W/RA = H, MBA = L), FIFO read (CSB = L, W/RB = H, MBB = L)

**Figure 9. Timing for  $\overline{AF}$  When FIFO Is Almost Full**



NOTE A:  $\overline{CSB} = L$ ,  $\overline{W/RB} = H$ ,  $\overline{MBB} = L$ . No input enables other than RTM and RFM are needed to control retransmit mode or begin a retransmit. Other enables are shown only to relate retransmit operations to the FIFO output register.

Figure 10. Retransmit Timing Showing Minimum Retransmit Length




NOTE A: X is the value loaded in the  $\overline{AE}$ -flag offset register.

Figure 11.  $\overline{AE}$  Maximum Latency When Retransmit Increases the Number of Stored Words Above X


**SN74ALVC3631, SN74ALVC3641, SN74ALVC3651**  
**512 × 36, 1024 × 36, 2048 × 36**  
**SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES**

SDMS025B – OCTOBER 1999 – REVISED JUNE 2000



†  $t_{sk(1)}$  is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than  $t_{sk(1)}$ , then IR can transition high one CLKA cycle later than shown.

**Figure 12. IR Timing From the End of Retransmit Mode When One or More Write Locations Are Available**



‡  $t_{sk(2)}$  is the minimum time between a rising CLKB edge and a rising CLKA edge for AF to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than  $t_{sk(2)}$ , then AF can transition high one CLKA cycle later than shown.

§ D = 512 for the SN74ALVC3631; D = 1024 for the SN74ALVC3641; D = 2048 for the SN74ALVC3651.

NOTE A: Y is the value loaded in the AF flag offset register.

**Figure 13. AF Timing From the End of Retransmit Mode When (Y + 1) or More Write Locations Are Available**





Figure 14. Mail1 Register and  $\overline{MBF1}$  Flag

# SN74ALVC3631, SN74ALVC3641, SN74ALVC3651 512 $\times$ 36, 1024 $\times$ 36, 2048 $\times$ 36 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES

SDMS025B – OCTOBER 1999 – REVISED JUNE 2000



**Figure 15. Mail2 Register and MBF2 Flag**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to $V_{CC}$ + 0.5 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC}$ + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through $V_{CC}$ or GND .....	±400 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): PCB package .....	28°C/W
PQ package .....	46°C/W
Storage temperature range, $T_{STG}$ .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.  
 2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions

		MIN	TYP	MAX	UNIT
$V_{CC}$	Supply voltage	3.0	3.3	3.6	V
$V_{IH}$	High-level input voltage	2	$V_{CC}$ + 0.5		V
$V_{IL}$	Low-level input voltage		0.8		V
$I_{OH}$	High-level output current		-4		mA
$I_{OL}$	Low-level output current		8		mA
$T_A$	Operating free-air temperature	0	70		°C

electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>‡</sup>	MAX	UNIT
$V_{OH}$	$V_{CC} = 3.0$ V, $I_{OH} = -4$ mA	2.4			V
$V_{OL}$	$V_{CC} = 3.0$ V, $I_{OL} = 8$ mA		0.5		V
$I_I$	$V_{CC} = 3.6$ V, $V_I = V_{CC}$ or 0		±5		µA
$I_{OZ}$	$V_{CC} = 3.6$ V, $V_O = V_{CC}$ or 0		±5		µA
$I_{CC}$	$V_{CC} = 3.6$ V, $V_I = V_{CC} - 0.2$ V or 0		350		µA
$C_{io}$	$V_I = 0$ , $f = 1$ MHz		4		pF
$C_{control}$	$V_I = 0$ , $f = 1$ MHz		8		pF

<sup>‡</sup> All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$ .

**SN74ALVC3631, SN74ALVC3641, SN74ALVC3651  
 512 × 36, 1024 × 36, 2048 × 36  
 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES**

SDMS025B – OCTOBER 1999 – REVISED JUNE 2000

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 16)**

		'ALVC3631-10 'ALVC3641-10 'ALVC3651-10		'ALVC3631-15 'ALVC3641-15 'ALVC3651-15		'ALVC3631-20 'ALVC3641-20 'ALVC3651-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$f_{clock}$	Clock frequency, CLKA or CLKB	100		66.7		50		MHz
$t_c$	Clock cycle time, CLKA or CLKB	10		15		20		ns
$t_w(CH)$	Pulse duration, CLKA and CLKB high	4		6		8		ns
$t_w(CL)$	Pulse duration, CLKA and CLKB low	4		6		8		ns
$t_{su}(D)$	Setup time, A0–A35 before CLKA↑ and B0–B35 before CLKB↑	2.5		3.5		4.5		ns
$t_{su}(EN)$	Setup time, CSA, W/RA, ENA, and MBA before CLKA↑; CSB, W/RB, ENB, MBB, RTM, and RFM before CLKB↑	3.5		5		6		ns
$t_{su}(RS)$	Setup time, RST low before CLKA↑ or CLKB↑†	6		7		8		ns
$t_{su}(FS)$	Setup time, FS0 and FS1 before RST high	12		13		14		ns
$t_{su}(SD)^\ddagger$	Setup time, FS0/SD before CLKA↑	3.5		5		6		ns
$t_{su}(SEN)^\ddagger$	Setup time, FS1/SEN before CLKA↑	3.5		5		6		ns
$t_h(D)$	Hold time, A0–A35 after CLKA↑ and B0–B35 after CLKB↑	0.5		0.5		0.5		ns
$t_h(EN)$	Hold time, CSA, W/RA, ENA, and MBA after CLKA↑; CSB, W/RB, ENB, RFM, and MBB after CLKB↑	0.5		0.5		0.5		ns
$t_h(RS)$	Hold time, RST low after CLKA↑ or CLKB↑†	3.5		5		6		ns
$t_h(FS)$	Hold time, FS0 and FS1 after RST high	0.5		0.5		0.5		ns
$t_h(SP)^\ddagger$	Hold time, FS1/SEN high after RST high	0.5		0.5		0.5		ns
$t_h(SD)^\ddagger$	Hold time, FS0/SD after CLKA↑	0.5		0.5		0.5		ns
$t_h(SEN)^\ddagger$	Hold time, FS1/SEN after CLKA↑	0		0		0		ns
$t_{sk}(1)^\$$	Skew time between CLKA↑ and CLKB↑ for OR and IR	7		9		11		ns
$t_{sk}(2)^\$$	Skew time between CLKA↑ and CLKB↑ for AE and AF	8		12		16		ns

† Requirement to count the clock edge as one of at least four needed to reset a FIFO

‡ Applies only when serial load method is used to program flag offset registers

§ Skew time is not a timing constraint for proper device operation and is included only to illustrate the timing relationship between CLKA cycle and CLKB cycle.

SN74ALVC3631, SN74ALVC3641, SN74ALVC3651  
 512 × 36, 1024 × 36, 2048 × 36  
 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES  
 SDMS025B – OCTOBER 1999 – REVISED JUNE 2000


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 30 \text{ pF}$  (see Figures 1 through 16)

PARAMETER	'ALVC3631-10 'ALVC3641-10 'ALVC3651-10		'ALVC3631-15 'ALVC3641-15 'ALVC3651-15		'ALVC3631-20 'ALVC3641-20 'ALVC3651-20		UNIT	
	MIN	MAX	MIN	MAX	MIN	MAX		
$f_{max}$	100		66.7		50		MHz	
$t_a$	Access time, $\text{CLKB} \uparrow$ to $\text{B}0\text{--B}35$	2	7.5	2	9.5	2	11.5	ns
$t_{pd}(\text{C-IR})$	Propagation delay time, $\text{CLKA} \uparrow$ to $\text{IR}$	1	6.5	1	8	1	10	ns
$t_{pd}(\text{C-OR})$	Propagation delay time, $\text{CLKB} \uparrow$ to $\text{OR}$	1	6.5	1	8	1	10	ns
$t_{pd}(\text{C-AE})$	Propagation delay time, $\text{CLKB} \uparrow$ to $\overline{\text{AE}}$	1	8	1	8	1	10	ns
$t_{pd}(\text{C-AF})$	Propagation delay time, $\text{CLKA} \uparrow$ to $\overline{\text{AF}}$	1	8	1	8	1	10	ns
$t_{pd}(\text{C-MF})$	Propagation delay time, $\text{CLKA} \uparrow$ to $\overline{\text{MBF1}}$ low or $\overline{\text{MBF2}}$ high and $\text{CLKB} \uparrow$ to $\overline{\text{MBF2}}$ low or $\overline{\text{MBF1}}$ high	0	6.5	0	8	0	10	ns
$t_{pd}(\text{C-MR})$	Propagation delay time, $\text{CLKA} \uparrow$ to $\text{B}0\text{--B}35\dagger$ and $\text{CLKB} \uparrow$ to $\text{A}0\text{--A}35\dagger$	2	11	2	12	2	13	ns
$t_{pd}(\text{M-DV})$	Propagation delay time, $\text{MBB}$ to $\text{B}0\text{--B}35$ valid	2	9	2	10	2	12	ns
$t_{pd}(\text{R-F})$	Propagation delay time, $\overline{\text{RST}}$ low to $\overline{\text{AE}}$ low and $\overline{\text{AF}}$ high	1	6.5	1	7.5	1	8.5	ns
$t_{en}$	Enable time, $\overline{\text{CSA}}$ and $\overline{\text{W/RA}}$ low to $\text{A}0\text{--A}35$ active and $\overline{\text{CSB}}$ low and $\overline{\text{W/RB}}$ high to $\text{B}0\text{--B}35$ active	2	10	2	11	2	12	ns
$t_{dis}$	Disable time, $\overline{\text{CSA}}$ or $\overline{\text{W/RA}}$ high to $\text{A}0\text{--A}35$ at high impedance and $\overline{\text{CSB}}$ high or $\overline{\text{W/RB}}$ low to $\text{B}0\text{--B}35$ at high impedance	1	10	1	11	1	12	ns

† Writing data to the mail1 register when the  $\text{B}0\text{--B}35$  outputs are active and  $\text{MBB}$  is high

‡ Writing data to the mail2 register when the  $\text{A}0\text{--A}35$  outputs are active and  $\text{MBA}$  is high

PARAMETER MEASUREMENT INFORMATION



NOTES: A. Includes probe and jig capacitance  
 B.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 C.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .

Figure 16. Load Circuit and Voltage Waveforms

## TYPICAL CHARACTERISTICS





Figure 17

## PQ (S-PQFP-G\*\*\*)

## PLASTIC QUAD FLATPACK

100 LEAD SHOWN




4040045/C 11/95

NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MO-069

## PCB (S-PQFP-G120)

## PLASTIC QUAD FLATPACK (DIE DOWN)



## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

**Mailing Address:**

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265