



2x2 LVPECL CROSSPOINT SWITCH

FEATURES

- High Speed 2x2 LVPECL Crosspoint Switch
- LVDS Crosspoint Switch Available in SN65LVCP22
- 50 ps (Typ), of Peak-to-Peak Jitter With PRBS = 2²³- 1 Pattern
- Output (Channel-to-Channel) Skew Is 10 ps (Typ), 50 ps (Max)
- Configurable as 2:1 Mux, 1:2 Demux, Repeater or 1:2 Signal Splitter
- Inputs Accept LVDS, LVPECL, and CML Signals
- Fast Switch Time of 1.7 ns (Typ)
- Fast Propagation Delay of 0.75 ns (Typ)
- 16 Lead SOIC and TSSOP Packages
- Operating Temperature: –40°C to 85°C

APPLICATIONS


- Gigabit Ethernet Redundant Transmission Paths
- Gigabit Interface Converters (GBICs)
- Fibre Channel Redundant Transmission Paths
- HDTV Video Routing
- Base Stations
- Protection Switching for Serial Backplanes
- Network Switches/Routers
- Optical Networking Line Cards/Switches
- Clock Distribution

DESCRIPTION

The SN65LVCP23 is a 2x2 LVPECL crosspoint switch. The dual channels incorporate wide common-mode (0 V to 4 V) receivers, allowing for the receipt of LVDS, LVPECL, and CML signals. The dual outputs are LVPECL drivers to provide high-speed operation. The SN65LVCP23 provides a single device supporting 2:2 buffering (repeating), 1:2 splitting, 2:1 multiplexing, 2x2 switching, and LVDS/CML to LVPECL level translation on each channel. The flexible operation of the SN65LVCP23 provides a single device to support the redundant serial bus transmission needs (working protection switching cards) of fault-tolerant switch systems found in optical networking, wireless infrastructure, and data communications systems. TI offers an additional gigabit repeater/translator in the SN65LVDS101.

The SN65LVCP23 uses a fully differential data path to ensure low-noise generation, fast switching times, low pulse width distortion, and low jitter. Output channel-to-channel skew is less than 10 ps (typ) and 50 ps (max) to ensure accurate alignment of outputs in all applications. Both SOIC and TSSOP package options are available.

OUTPUTS OPERATING SIMULTANEOUSLY





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

| PACKAGE DESIGNATOR | PART NUMBER (1) | SYMBOLIZATION |
|--------------------|-----------------|---------------|
| SOIC | SN65LVCP23D | LVCP23 |
| TSSOP | SN65LVCP23PW | LVCP23 |

(1) Add the suffix R for taped and reeled carrier

PACKAGE DISSIPATION RATINGS


| PACKAGE | CIRCUIT BOARD MODEL | T _A ≤ 25°C POWER RATING | DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C | T _A = 85°C POWER RATING |
|------------|------------------------|---------------------------------------|---|---------------------------------------|
| SOIC (D) | High-K ⁽²⁾ | 1361 mW | 13.9 mW/°C | 544 mW |
| TSSOP (PW) | High-K ⁽²⁾ | 1074 mW | 10.7 mW/°C | 430 mW |

- (1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.
- (2) In accordance with the High-K thermal metric definitions of EIA/JESD51-7.

THERMAL CHARACTERISTICS

| | PARAMETER | | TEST CONDITIONS | VALUE | UNITS |
|----------------|---|---------|--|-------|-------|
| 0 | Junction-to-board thermal resistance | D | | 15.7 | °C/W |
| θ_{JB} | Junction-to-board thermal resistance | PW | | 22.1 | °C/W |
| 0 | θ _{IC} Junction-to-case thermal resistance | D | | 26.1 | °C/W |
| θ_{JC} | Junction-to-case thermal resistance | PW | | 17.3 | °C/W |
| D | Device power dissipation | Typical | V _{CC} = 3.3 V, T _A = 25°C, 2 Gbps | 165 | mW |
| P _D | Device power dissipation | Maximum | V _{CC} = 3.6 V, T _A = 85°C, 2 Gbps | 234 | mW |

FUNCTIONAL BLOCK DIAGRAM






CIRCUIT FUNCTION TABLE


| | | INPU | JTS ⁽¹⁾ | | | OUTP | UTS ⁽¹⁾ | LOCIC DIACRAM |
|----------|----------|-------|--------------------|------|------|-------|--------------------|---|
| IN 0 | IN 1 | SEL 0 | SEL1 | EN 0 | EN 1 | OUT 0 | OUT 1 | LOGIC DIAGRAM |
| Х | Х | Х | Х | L | L | L | L | |
| >100 mV | Х | L | L | Н | L | Н | L | EN 0 |
| <-100 mV | Х | L | L | Н | L | L | L | IN 0 OUT 0 |
| <-100 mV | Х | L | L | Н | Н | L | L | |
| >100 mV | Х | L | L | Н | Н | Н | Н | IN 1 — OUT 1 |
| >100 mV | Х | L | L | L | Н | L | Н | IN 1 — OUT 1 |
| <-100 mV | Х | L | L | L | Н | L | L | EN 1 |
| >100 mV | Х | L | Н | Н | L | Н | L | |
| <-100 mV | Х | L | Н | Н | L | L | L | EN 0 |
| <-100 mV | <-100 mV | L | Н | Н | Н | L | L | IN 0 OUT 0 |
| <-100 mV | >100 mV | L | Н | Н | Н | L | Н | |
| >100 mV | <-100 mV | L | Н | Н | Н | Н | L |] N/4 N N N N N N N N N |
| >100 mV | >100 mV | L | Н | Н | Н | Н | Н | IN 1 OUT 1 |
| Χ | >100 mV | L | Н | L | Н | L | Н | EN 1 |
| Х | <-100 mV | L | Н | L | Н | L | L | |
| Х | >100 mV | Н | Н | Н | L | Н | L | EN 0 |
| Х | <-100 mV | Н | Н | Н | L | L | L | IN 0 — OUT 0 |
| Χ | <-100 mV | Н | Н | Н | Н | L | L | |
| Χ | >100 mV | Н | Н | Н | Н | Н | Н | IN 1 OUT 1 |
| Х | >100 mV | Н | Н | L | Н | L | Н | |
| Χ | <-100 mV | Н | Н | L | Н | L | L | EN 1 |
| Χ | >100 mV | Н | L | Н | L | Н | L | |
| Х | <-100 mV | Н | L | Н | L | L | L | EN 0 |
| <-100 mV | <-100 mV | Н | L | Н | Н | L | L | IN 0 OUT 0 |
| <-100 mV | >100 mV | Н | L | Н | Н | Н | L | |
| >100 mV | <-100 mV | Н | L | Н | Н | L | Н | IN 1 OUT 1 |
| >100 mV | >100 mV | Н | L | Н | Н | Н | Н | IN 1 OUT 1 |
| >100 mV | Х | Н | L | L | Н | L | Н | EN 1 |
| <-100 mV | Х | Н | L | L | Н | L | L | |

⁽¹⁾ H = High level, L = Low level, Z = High impedance, X = Don't care




EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS





OUTPUTS





ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

| | | | | UNITS | |
|----------------------------|------------------------------------|-----------|-------|--------------------------|--|
| Supply voltage range, (2) | V _{cc} | | | -0.5 V to 4 V | |
| CMOS/TTL input voltage | (ENO, EN1, SEL0, SEL1) | | | -0.5 V to 4 V | |
| Receiver input voltage (IN | N+, IN–) | | | -0.7 V to 4.3 V | |
| LVPECL driver output vol | ltage (OUT+, OUT-) | | | -0.5 V to 4 V | |
| Output ourrent | Continuous | | 50 mA | | |
| Output current | Surge | | | | |
| Storage temperature rang | је | | | -65°C to 125°C | |
| Lead temperature 1,6 mn | n (1/16 inch) from case for 10 |) seconds | | 235°C | |
| Continuous power dissipa | ation | | See D | Dissipation Rating Table | |
| Clastractatic discharge | Human body model (3) | All pins | | ±5 kV | |
| Electrostatic discharge | Charged-device mode ⁽⁴⁾ | All pins | | ±500 V | |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

| | | MIN | NOM | MAX | UNIT |
|----------------|---|-----|-----|-----|------|
| V_{CC} | Supply voltage | 3 | 3.3 | 3.6 | V |
| | Receiver input voltage | 0 | | 4 | V |
| | Junction temperature | | | 125 | °C |
| T _A | Operating free-air temperature ⁽¹⁾ | -40 | | 85 | °C |
| $ V_{ID} $ | Magnitude of differential input voltage | 0.1 | | 3 | V |

⁽¹⁾ Maximum free-air temperature operation is allowed as long as the device maximum junction temperature is not exceeded.

 ⁽²⁾ All voltage values, except differential I/O bus voltages, are with respect to network ground terminals.
 (3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
 (4) Tested in accordance with JEDEC Standard 22, Test Method C101.



INPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

| | PARAMETER | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|----------------------|---|---|-----------------------|--------------------|------------------------|------|
| CMOS/T | TL DC SPECIFICATIONS (EN0, EN1, SEL0, SEL | 1) | | | | |
| V _{IH} | High-level input voltage | | 2 | | V _{CC} | V |
| V _{IL} | Low-level input voltage | | GND | | 0.8 | V |
| I _{IH} | High-level input current | V _{IN} = 3.6 V or 2.0 V, V _{CC} = 3.6 V | | ±3 | ±20 | μΑ |
| I _{IL} | Low-level input current | $V_{IN} = 0.0 \text{ V or } 0.8 \text{ V}, V_{CC} = 3.6 \text{ V}$ | | ±1 | ±10 | μA |
| V_{CL} | Input clamp voltage | $I_{CL} = -18 \text{ mA}$ | | -0.8 | -1.5 | V |
| LVPECL | OUTPUT SPECIFICATIONS (OUT0, OUT1) | | | | | |
| V _{OH} | Output high voltage | | V _{CC} – 1.3 | | V _{CC} - 0.85 | V |
| V_{OL} | Output low voltage | $R_L = 50 \Omega$ to V_{TT} , $V_{TT} = V_{CC} - 2.0 V$, See Figure 2 | V _{CC} - 2.2 | | V _{CC} – 1.65 | V |
| $ V_{OD} $ | Differential output voltage | 111 = 100 2.0 t, 000 t iguio 2 | 600 | 800 | 1000 | mV |
| Co | Differential output capacitance | $V_I = 0.4 \sin(4E6\pi t) + 0.5 V$ | | 3 | | pF |
| RECEIV | ER DC SPECIFICATIONS (IN0, IN1) | | | | | |
| V_{TH} | Positive-going differential input voltage threshold | See Figure 1 and Table 1 | | | 100 | mV |
| V _{TL} | Negative-going differential input voltage threshold | See Figure 1 and Table 1 | -100 | | | mV |
| V _{ID(HYS)} | Differential input voltage hysteresis | | | 25 | | mV |
| V_{CMR} | Common-mode voltage range | V _{ID} = 100 mV, V _{CC} = 3.0 V to 3.6 V | 0.05 | | 3.95 | V |
| | land armed | V _{IN} = 4 V, V _{CC} = 3.6 V or 0.0 V | | ±1 | ±10 | |
| I _{IN} | Input current | V _{IN} = 0 V, V _{CC} = 3.6 V or 0.0 V | | ±1 | ±10 | μΑ |
| C _{IN} | Differential input capacitance | V _I = 0.4 sin (4E6πt) + 0.5 V | | 1 | | pF |
| SUPPLY | CURRENT | | | | | |
| I _{CCD} | DC supply current | No load | | 50 | 65 | mA |

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply.



SWITCHING CHARACTERISTICS


over recommended operating conditions unless otherwise noted

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|--|--|-----|-----|------|-------------------|
| t _{SET} | Input to SEL setup time | Figure 5 | 1 | 0.5 | | ns |
| t _{HOLD} | Input to SEL hold time | Figure 5 | 1.1 | 0.5 | | ns |
| t _{SWITCH} | SEL to switched output | Figure 5 | | 1.7 | 2.5 | ns |
| t _{PHKL} | Disable time, high-level-to-known LOW | Figure 4 | | 2 | 2.5 | ns |
| t _{PKLH} | Enable time, known LOW-to-high-level output | Figure 4 | | 2 | 2.5 | ns |
| t _{LHT} | Differential output signal rise time (20% – 80%) ⁽¹⁾ | Figure 3 | 80 | 110 | 220 | ps |
| t _{HLT} | Differential output signal fall time (20% – 80%) ⁽¹⁾ | Figure 3 | 80 | 110 | 220 | ps |
| | | V_{ID} = 200 mV, 50% duty cycle, V_{CM} = 1.2 V, 650 MHz | | 15 | 30 | ps |
| t _{JIT} | Added peak-to-peak jitter | V_{ID} = 200 mV, PRBS = 2 ²³ –1 data pattern and K28.5 (0011111010), V_{CM} = 1.2 V at 1.3 Gbps | | 50 | 100 | ps |
| t _{Jrms} | Added random jitter (rms) | V _{ID} = 200 mV, 50% duty cycle, V _{CM} = 1.2 V, 650 MHz | | 0.3 | 0.5 | ps _{RMS} |
| t _{PLHD} | Propagation delay time, low-to-high-level output ⁽¹⁾ | V _{CC} = 3.3 V, T _A = 25°C, See Figure 3 | 400 | 750 | 1100 | ps |
| t _{PHLD} | Propagation delay time, high-to-low-level output(1) | V _{CC} = 3.3 V, T _A = 25°C, See Figure 3 | 400 | 750 | 1100 | ps |
| t _{skew} | Pulse skew (t _{PLHD} - t _{PHLD}) ⁽²⁾ | Figure 3 | | 20 | 100 | ps |
| t _{CCS} | Output channel-to-channel skew, splitter mode | Figure 3 | | 10 | 50 | ps |
| f _{MAX} | Maximum operating frequency ⁽³⁾ | | 1 | | | GHz |

- (1) Input: V_{IC} = 1.2 V, V_{ID} = 200 mV, 50% duty cycle, 1 MHz, t_r/t_f = 500 ps
 (2) t_{skew} is the magnitude of the time difference between the t_{PLHD} and t_{PHLD} of any output of a single device.
 (3) Signal generator conditions: 50% duty cycle, t_r or t_f ≤ 100 ps (10% to 90%), transmitter output criteria: duty cycle = 45% to 55% V_{OD} ≥ 300 mV.

PIN ASSIGNMENTS

D or PW PACKAGE (TOP VIEW)





PARAMETER MEASUREMENT INFORMATION




Figure 1. Voltage and Current Definitions





Figure 2. Typical Termination for LVPECL Output Driver




NOTE: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 0.25$ ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ±10 ns; C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 3. Timing Test Circuit and Waveforms



PARAMETER MEASUREMENT INFORMATION (continued)



NOTE: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width = 500 \pm 10 ns, C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.


Figure 4. Enable and Disable Time Circuit and Definitions

Table 1. Receiver Input Voltage Threshold Test

| APPLIED V | OLTAGES | RESULTING DIFFERENTIAL INPUT VOLTAGE | RESULTING COMMON- MODE INPUT VOLTAGE | OUTPUT ⁽¹⁾ | |
|-----------------|-----------------|--------------------------------------|---|-----------------------|--|
| V _{IA} | V _{IB} | V _{ID} | V _{IC} | | |
| 1.25 V | 1.15 V | 100 mV | 1.2 V | Н | |
| 1.15 V | 1.25 V | –100 mV | 1.2 V | L | |
| 4.0 V | 3.9 V | 100 mV | 3.95 V | Н | |
| 3.9 V | 4. 0 V | –100 mV | 3.95 V | L | |
| 0.1 V | 0.0 V | 100 mV | 0.05 V | Н | |
| 0.0 V | 0.1 V | –100 mV | 0.05 V | L | |
| 1.7 V | 0.7 V | 1000 mV | 1.2 V | Н | |
| 0.7 V | 1.7 V | -1000 mV | 1.2 V | L | |
| 4.0 V | 3.0 V | 1000 mV | 3.5 V | Н | |
| 3.0 V | 4.0 V | -1000 mV | 3.5 V | L | |
| 1.0 V | 0.0 V | 1000 mV | 0.5 V | Н | |
| 0.0 V | 1.0 V | -1000 mV | 0.5 V | L | |

(1) H = high level, L = low level





NOTE: t_{SET} and t_{HOLD} times specify that data must be in a stable state before and after mux control switches.

Figure 5. Input to Select for Both Rising and Falling Edge Setup and Hold Times



TYPICAL CHARACTERISTICS




Figure 13.

Figure 12.



TYPICAL CHARACTERISTICS (continued)

DIFFERENTIAL OUTPUT VOLTAGE vs FREQUENCY 900 50 V_{CC} = 3.3 V, T_A = 25°C, VoD - Differential Output Voltage - mV $V_{IC} = 1.2 V$ 40 |V_{ID}| = 200 mV 30 20 Period Jitter - ps Added Random Jitter 10 500 250 500 750 1000 1250 1500 1750 2000 0 f - Frequency - MHz

Figure 14.




Figure 15.



APPLICATION INFORMATION

TYPICAL APPLICATION CIRCUITS (ECL, PECL, LVDS, etc.)




Figure 16. Low-Voltage Positive Emitter-Coupled Logic (LVPECL)




Figure 17. Current-Mode Logic (CML)




Figure 18. Single-Ended (LVPECL)




Figure 19. Low-Voltage Differential Signaling (LVDS)





17-May-2014

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | _ | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|----------------------------|------------------|--------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| SN65LVCP23D | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVCP23 | Samples |
| SN65LVCP23DG4 | ACTIVE | SOIC | D | 16 | | TBD | Call TI | Call TI | -40 to 85 | | Samples |
| SN65LVCP23DR | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVCP23 | Samples |
| SN65LVCP23DRG4 | ACTIVE | SOIC | D | 16 | | TBD | Call TI | Call TI | -40 to 85 | | Samples |
| SN65LVCP23PW | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVCP23 | Samples |
| SN65LVCP23PWG4 | ACTIVE | TSSOP | PW | 16 | 90 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVCP23 | Samples |
| SN65LVCP23PWR | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVCP23 | Samples |
| SN65LVCP23PWRG4 | ACTIVE | TSSOP | PW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | LVCP23 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

17-May-2014

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

14-Jul-2012 www.ti.com


TAPE AND REEL INFORMATION

REEL DIMENSIONS





TAPE DIMENSIONS



| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

TAPE AND REEL INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN65LVCP23DR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| SN65LVCP23PWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN65LVCP23DR | SOIC | D | 16 | 2500 | 367.0 | 367.0 | 38.0 |
| SN65LVCP23PWR | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 |

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>