

Data sheet acquired from Harris Semiconductor SCHS095B – Revised July 2003

# CMOS 8-Stage Presettable Synchronous Down Counters

High-Voltage Types (20-Volt Rating)

CD40102B - 2-Decade BCD Type CD40103B - 8-Bit Binary Type

CD40102B, and CD40103B consist of an 8-stage synchronous down counter with a single output which is active when the internal count is zero. The CD40102B is configured as two cascaded 4-bit BCD counters, and the CD40103B contains a single 8-bit binary counter. Each type has control inputs for enabling or disabling the clock, for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the CARRY-OUT/ZERO-DETECT output are active-low logic.

In normal operation, the counter is decremented by one count on each positive transition of the CLOCK. Counting is inhibited when the CARRY-IN/COUNTER ENABLE (CI/CE) input is high. The CARRY-OUT/ZERO-DETECT (CO/ZD) output goes low when the count reaches zero if the CI/CE input is low, and remains low for one full clock period.

When the SYNCHRONOUS PRESET-ENA-BLE (SPE) input is low, data at the JAM input is clocked into the counter on the next positive clock transition regardless of the state of the CI/CE input. When the ASYN-CHRONOUS PRESET-ENABLE (APE) input is low, data at the JAM inputs is asynchronously forced into the counter regardless of the state of the SPE, CI/CE, or CLOCK inputs. JAM inputs JO-J7 represent two 4-bit BCD words for the CD40102B and a single 8-bit binary word for the CD40103B. When the CLEAR (CLR) input is low, the counter is asynchronously cleared to its maximum count (9910 for the CD40102B and 255<sub>10</sub> for the CD40103B) regardless of the state of any other input. The precedence relationship between control inputs is indicated in the truth table.

If all control inputs except CI/CE are high at the time of zero count, the counters will jump to the maximum count, giving a counting sequence of 100 or 256 clock pulses long.

This causes the CO/ZD output to go low to enable the clock on each succeeding clock pulse.

The CD40102B and CD40103B may be cascaded using the CI/CE input and the CO/ZD output, in either a synchronous or ripple mode as shown in Figs.21 and 22.

The CD40102B and CD40103B types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes). The CD40103B types also are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix).

# CD40102B, CD40103B Types

#### Features:

- Synchronous or asynchronous preset
- Medium-speed operation: f<sub>CL</sub> = 3.6 MHz (typ.) @ V<sub>DD</sub> = 10 V
- Cascadable
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18·V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at V<sub>DD</sub> = 5 V
   2 V at V<sub>DD</sub> = 10 V
   2.5 V at V<sub>DD</sub> = 15 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

# SPE APE CT/CE CLR JAM JO B-STAGE DOWN COUNTER CO/ZD CLOCK 92CS-28811 CD40102B, CD40103B FUNCTIONAL DIAGRAM

#### Applications:

- Divide-by-"N" counters
- Programmable timers
- Interrupt timers
- Cycle/program counter

RECOMMENDED OPERATING CONDITIONS AT TA = 25°C, Unless Otherwise Specified For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

		LIN	NTS	
Characteristic	V <sub>DD</sub>	Min.	Max.	Units
Supply Voltage Range (At TA = Full Package- Temperature Range)		3	18	V
	5	300	_	
Clock Pulse Width, tW	10	180	-	ns
<u> </u>	15	80	_	
·	5	320		
Clear Pulse Width, tw	10	160	_	ns
	15	100		
And the second s	5	360	_	
APE Pulse Width, tw	10	160	_	ns
	15	120	_	
	5	_	0.7	
Clock Input Frequency, fCL	10	–	1.8	MHz
<u> Partitus de la companya del companya de la companya del companya de la companya</u>	15		2.4	j
	5	_		
Clock Rise and Fall Time, trCL, trCL	10	-	15	μs
	15	_		<u> </u>
	5	280	_	
SPE Setup Time, tSU	10	140	-	ns
	15	100		
A COMMENT OF THE PROPERTY OF T	5	200	I –	
Jam Setup Time, t <sub>SU</sub>	10	80	_	ns
	15	60	_	
	5	500	_	
CI/CE Setup Time, t <sub>SU</sub>	10	250	-	ns
55	15	150	_	1

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)0	.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS0.5V to	Vnn +0.5V
DC INPUT CURRENT, ANY ONE INPUT	
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -55°C to +100°C	500mW
For TA = +100°C to +125°C	to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100mW
OPERATING-TEMPERATURE RANGE (TA)55°C	to +125°C
STORAGE TEMPERATURE RANGE (Tstg)65°C	to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79$ mm) from case for 10s max	+265°C

#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONE	IS	LIMITS AT INDICATED TEMPERATURES (°C)							UNITS	
ISTIC	Vo	VIN	VDD						+25	T	01113
	(V)	(V)	(V)	-55	<b>-40</b>	+85	+125	Min.	Тур.	Max.	
Quiescent Device		0,5	5	5	5	150	150		0.04	5	
Current,	<u>-</u>	0,10	10	10	10	300	300	-	0.04	10	Αμ.
IDD Max.	_	0,15	15	20	20	600	600	_	0.04	20	] "^
	-	0,20	20	100	100	3000	3000	-	0.08	100	l
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	1
Output High (Source) Current, IOH Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	-:	mA
	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
	9.5	0,10	10	-1.6	-1.5	-,1,1	-0.9	-1.3	-2.6	-	
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:		0,5	5	0.05				_	0	0.05	
Low-Level, VOI Max.		0,10	10	0.05				-	0	0.05	
AOF max.	-	0,15	15	0.05					0	0.05	v
Output Voltage:	-	0,5	5.	4.95				4.95	5	-	٧
High-Level,	-	0,10	10		9	.95		9.95	10	-	
VOH Min.	- "	0,15	15		14	.95	-	14.95	15	-	
Input Low	0.5, 4.5	_	5		1	.5		_		1.5	
Voltage,	1, 9	_	10			3		_		3	
VĮ∟ Max.	1.5,13.5	_	15			4			_	4	
Input High	0.5, 4.5	-	5		3	3.5		3.5	_	_	V
Voltage,	1, 9		10			7		7	_	_	
VIH Min.	1.5,13.5	-	15		1	11		11	-	_	
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μΑ

Note 1: These parameters and limits also apply to the Synchronous Preset Mode should a Preset condition of JAM Zero on J<sub>O</sub> to J<sub>7</sub> exist.




Fig. 1 — Typical output low (sink) current characteristics.




Fig. 2 - Minimum output low (sink) current characteristics.




Fig. 3 — Typical output high (source) current characteristics.




Fig. 4 — Minimum output high (source) current

# DYNAMIC ELECTRICAL CHARACTERISTICS at T $_A$ = 25°C, C $_L$ = 50 pF, input t, t = 20 ns, R $_L$ = 200 k $\Omega$

Characteristic	Conditions		Limits All Packages					
	(V)	Min.	Тур.	Max.	1			
Propagation Delay Time (tpHL, tpLH):	. 5	_	300	600				
Clock-to-Output (See Fig. 6) Note 1	10 15	<del>-</del>	130 95	260 190				
Carry In/Counter Enable-to-Output	5 10	-	200 90	400 180				
	15 5	~ <u>-</u>	65	130	ns			
Asynchronous Preset Enable-to-Output Note 1	10 15	- -	650 300 200	1300 600 400	. 12			
Clear-to-Output	5 10 15	<u>-</u> -	375 180 100	750 360 200				
Transition Time (THL,TLH)	5 10 15	- -	100 50 40	200 100 80	ns			
Minimum Clock Pulse Width, (t <sub>W</sub> )	5 10 15	- - -	150 90 40	300 180 80				
Minimum CLR Pulse Width (tw)	5 10 15	-	160 80 50	320 160 100	-			
Minimum APE Pulse Width (t <sub>W</sub> )	5 10 15		- 180 - 80 - 60	360 160 120				
Minimum APE Removal Time (t <sub>RM</sub> )	5 10 15		110 50 35	220 100 70	ns			
Minimum SPE Set-Up Time (tSU)	5 10 15	- : - -	140 70 50	280 140 100				
Minimum CI/CE Setup Time (t <sub>SU</sub> )	5 10 15	<u> </u>	250 125 75	500 250 150	i San			
Minimum JAM Set-Up Time (tsu) (Synchronous presetting)	5 10 15	i  	100 40 30	200 80 60				
Maximum Clock Input Frequency (f <sub>CL</sub> ) (See Fig. 7)	5 10 15	0.7 1.8 2.4	1.4 3.6 4.8	<del>-</del> -	MHz			
Input Capacitance (CIN)		-	5	7.5	рF			




Fig. 5 — Typical transition time as a function of load capacitance.




Fig. 6 — Typical propagation delay time as a <u>func</u>tion of load capacitance (clock to CO/ZD).




Fig. 7 — Typical maximum clock input frequency as a function of supply voltage.




Fig. 8 — Typical dynamic power dissipation as a function of frequency.





Fig. 9 — Quiescent device current test circuit.

Fig. 10 - Input voltage test circuit. Fig. 11 - Input current test circuit.






Fig. 12 - Logic diagram for CD40102B.




Fig. 13 — Logic diagram for CD40103B.

#### TRUTH TABLE

	ONTRO	L INPUT	S	PRESET	ACTION			
CLR	APÉ	SPE	CI/CE	MODE	ACTION			
1	1	1	1		Inhibit counter			
1	1	1	0	Synchronous	Count down*			
1	1	0	×	* .	Preset on next positive clock transition			
1	0	х	Х	Asynchronous	Preset asynchronously			
0	Х	Х	X		Clear to maximum count			

- Notes: 1, 0 = Low level
  - 1 = High level
  - X = Don't care
- 2. Clock connected to clock input
- Synchronous operation: changes occur on negative-topositive clock transitions
- JAM inputs: CD40102B BCD; MSD = J7,J6,J5,J4 (J7 is MSB) LSD = J3,J2,J1,J0 (J3 is MSB)

CD40103B Binary; MSB = J7, LSB = J0

<sup>\*</sup>At zero count, the counters will jump to the maximum count on the next clock transition to "High."




Fig. 14 — Detail logic diagram for flip-flops, FFO – FF7, used in logic diagrams for CD401028 and CD401038.





Fig. 15 - Timing diagram for CD40102B and CD40103B.



CD40102B, CD40103B TERMINAL ASSIGNMENT




Fig.16 - Maximum clock frequency test circuit.




Fig. 19 - Programmable timer.




Fig.22 - Ripple cascading.




Fig.17 – Dynamic power dissipation test circuit (÷ 2 mode).




Fig.20 - Microprocessor interrupt timer.






Fig. 18 - Divide-by-"N" counter.




\* An output spike (160 ns @ V<sub>DD</sub> = 5 V) occurs whenever two or more devices are cascaded in the parallel-clocked mode because the clock-tocarry out delay is greater than the carry-in-tocarry out delay. This spike is eliminated by gating the output of the last device with the clock as shown.


Fig.21 - Synchronous cascading.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).



Dimensions and pad layout for CD40103B.









10-Jun-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CD40102BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD40102BE	Samples
CD40102BEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD40102BE	Samples
CD40102BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40102B	Samples
CD40102BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0102B	Samples
CD40102BPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0102B	Samples
CD40102BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0102B	Samples
CD40103BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD40103BE	Samples
CD40103BEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD40103BE	Samples
CD40103BF	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD40103BF	Samples
CD40103BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD40103BF3A	Samples
CD40103BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40103B	Samples
CD40103BNSRG4	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40103B	Samples
CD40103BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0103B	Samples
CD40103BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0103B	Samples

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

#### PACKAGE OPTION ADDENDUM



10-Jun-2014

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD40103B, CD40103B-MIL:

Catalog: CD40103B

Military: CD40103B-MIL


NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

#### PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013


#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
Ī	CD40102BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
I	CD40102BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1


www.ti.com 8-Apr-2013



#### \*All dimensions are nominal

Device	Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD40102BNSR	SO	NS	16	2000	367.0	367.0	38.0
CD40102BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

#### 14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

#### N (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



PW (R-PDSO-G16)

#### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



## PW (R-PDSO-G16)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




#### **MECHANICAL DATA**

#### NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="https://www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="https://example.com/omap">e2e.ti.com/omap</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>