



16-Mbit (1 M words × 16 bit) Static RAM with Error-Correcting Code (ECC)

Features

- High speed
 - □ t_{AA} = 10 ns
- Temperature range
 - □ Automotive-E: -40 °C to 125 °C
- Embedded error-correcting code (ECC) for single-bit error correction
- Low active and standby currents
 - □ I_{CC} = 90-mA typical at 100 MHz
 - \square I_{SB2} = 20-mA typical
- Operating voltage range: 2.2 V to 3.6 V
- 1.0-V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Available in Pb-free 48-ball VFBGA and 48-pin TSOP I packages

Functional Description

CY7C1061G^[1] is a high-performance CMOS fast static RAM automotive part with embedded ECC. ECC logic can detect and correct single-bit error in read data word during read cycles.

This device has single chip en<u>able</u> input and is accessed by asserting the chip enable input (CE) LOW.


To perform data writes, assert the Write Enable ($\overline{\text{WE}}$) input LOW and provide the data and address on the device data pins (I/O₀ through I/O₁₅) and address pins (A₀ through A₁₉) respectively. The Byte High Enable (BHE) and Byte Low Enable (BLE), inputs control byte writes and write data on the corresponding I/O lines to the memory location specified. BHE controls I/O₈ through I/O₁₅ and BLE controls I/O₀ through I/O₇.

To perform data reads, assert the Output Enable (\overline{OE}) input and provide the required address on the address lines. Read data is accessible on I/O lines (I/O $_0$ through I/O $_{15}$). You can perform byte accesses by asserting the required byte enable signal (BHE or BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O₀ through I/O₁₅) are <u>placed</u> in a high-impedance state when the devi<u>ce</u> is <u>deselected</u> ($\overline{\text{CE}}$ HIGH), or control signals are de-asserted ($\overline{\text{OE}}$, $\overline{\text{BLE}}$, $\overline{\text{BHE}}$). Refer to the below logic block diagram.

The CY7C1061G automotive device is available in 48-ball VFBGA and 48-pin TSOP I packages.

Logic Block Diagram - CY7C1061G



Note

1. The device does not support automatic write-back on error detection.

CY7C1061G Automotive



Contents

Pin Configurations	3
Product Portfolio	
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Capacitance	5
Thermal Resistance	5
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
AC Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	1 ა
Ordering Code Definitions	13
Package Diagrams	
Acronyms	15
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	18
Products	18
PSoC® Solutions	18
Cypress Developer Community	18
Technical Support	18



Pin Configurations

Figure 1. 48-ball VFBGA (6 × 8 × 1.0 mm) Pinout [2]





Figure 2. 48-pin TSOP I (12 × 18.4 × 1 mm) Pinout^[2]



Product Portfolio

				Current Co		onsumption		
Product	Range	V Pango (V)		Speed Operating I _{CC} (mA)		Standby	I. (mA)	
Product	Kange	V _{CC} Range (V)	(ns)	f = f _{max}		Standby, I _{SB2} (mA)		
				Typ ^[3]	Max	Typ ^[3]	Max	
CY7C1061G30	Automotive	2.2 V-3.6 V	10	90	160	20	50	

NC pins are not connected internally to the die.

NC pins are not connected internally to the die.
 Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V, T_A = 25 °C.



Maximum Ratings

Current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	

Operating Range

Grade	Ambient Temperature	V _{CC}	
Automotive-E	–40 °C to +125 °C	2.2 V to 3.6 V	

DC Electrical Characteristics

Over the operating range of -40 °C to 125 °C

Dovemeter	Door	uinti on	Toot Condit	lana		Unit		
Parameter	Desc	cription	Test Condit	Min	Typ ^[5]	Max	Offic	
		2.2 V to 2.7 V	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -1.0 m	A	2.0	-	_	
V_{OH}	Output HIGH voltage	2.7 V to 3.0 V	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -4.0 m	A	2.2	-	_	V
	l stage	3.0 V to 3.6 V	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -4.0 m	A	2.4	-	_	
V	Output LOW	2.2 V to 2.7 V	V _{CC} = Min, I _{OL} = 2 mA		_	-	_	V
V _{OL}	voltage	2.7 V to 3.6 V	V _{CC} = Min, I _{OL} = 8 mA		_	-	0.4	V
V _{IH} ^[4]	Input HIGH	2.2 V to 2.7 V –			2.0	-	V _{CC} + 0.3	V
I VIH.	voltage	2.7 V to 3.6 V	_		2.0	-	V _{CC} + 0.3	V
V _{IL} ^[4]	Input LOW voltage	2.2 V to 2.7 V	_		-0.3	-	0.6	V
VIL. 1		2.7 V to 3.6 V	_		-0.3	-	0.8	V
I _{IX}	Input leakage	current	$GND \le V_{IN} \le V_{CC}$		-5.0	-	+5.0	μΑ
I _{OZ}	Output leakag	je current	$GND \le V_{OUT} \le V_{CC}$, Out		-5.0	-	+5.0	μΑ
Icc	Operating sup	pply current	V _{CC} =Max, I _{OUT} =0 mA, CMOS levels	$f = f_{MAX} = 1/t_{RC}$	_	90.0	160.0	mA
I _{SB1}	Automatic CE current – TTL		$\begin{aligned} &\text{Max V}_{CC}, \overline{CE} \ge V_{IH}, \\ &V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL}, f \end{aligned}$	= f _{MAX}	-	_	60.0	mA
I _{SB2}	Automatic CE current – CM0		$\begin{array}{l} \text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.\\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} \end{array}$	2 V, ≤ 0.2 V, f = 0	_	20.0	50.0	mA

^{4.} V_{IL} (min) = -2.0 V and V_{IH} (max) = V_{CC} +2 V for pulse durations of less than 20 ns.

^{5.} Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V, T_A = 25 °C.



Capacitance


Parameter ^[6]	Description	Test Conditions	All Packages	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	I/O capacitance	14 - 23 C,1 - 1 Wil 12, VCC - VCC(typ)	10	pF

Thermal Resistance

Parameter ^[6]	Description	Test Conditions	48-ball VFBGA	48-pin TSOP I	Unit
I(H)	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four	31.50	57.99	°C/W
I(H)	Thermal resistance (junction to case)	layer printed circuit board	15.75	13.42	°C/W

AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms^[7]



Parameters	3.0 V	Unit
R1	317	Ω
R2	351	Ω
V _{TH}	1.5	V
V _{HIGH}	3	V

- 6. Tested initially and after any design or process changes that may affect these parameters.
 7. Full-device AC operation assumes a 100-μs ramp time from 0 to V_{CC}(min) and 100-μs wait time after V_{CC} stabilizes to its operational value.




Data Retention Characteristics

Over the operating range of -40 °C to 125 °C

Parameter	Description	Conditions	Min	Max	Unit
V_{DR}	V _{CC} for data retention	-	1.0	-	V
I _{CCDR}	Data retention current	$V_{CC} = V_{DR}, \overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	-	50.0	mA
t _{CDR} ^[8]	Chip deselect to data retention time	-	0	-	ns
t _R ^[8]	Operation recovery time	V _{CC} ≥ 2.2 V	10.0	_	ns

Data Retention Waveform

Figure 4. Data Retention Waveform^[9]



- 8. Tested initially and after any design or process changes that may affect these parameters.
 9. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC}(min) ≥ 100 μs or stable at V_{CC}(min) ≥ 100 μs.



AC Switching Characteristics

Over the operating range of -40 °C to 125 °C

Parameter ^[10]	Description	10	10 ns		
Parameter	Description	Min	Max	Unit	
Read Cycle					
t _{POWER}	V _{CC} (stable) to the first access ^[11]	100.0	_	μS	
t _{RC}	Read cycle time	10.0	_	ns	
t _{AA}	Address to data	_	10.0	ns	
t _{OHA}	Data hold from address change	3.0	_	ns	
t _{ACE}	CE LOW to data	_	10.0	ns	
t _{DOE}	OE LOW to data	_	5.0	ns	
t _{LZOE}	OE LOW to low-Z ^[12, 13]	0	_	ns	
t _{HZOE}	OE HIGH to high-Z ^[12, 13]	_	5.0	ns	
t _{LZCE}	CE LOW to low-Z ^[12, 13]	3.0	_	ns	
t _{HZCE}	CE HIGH to high-Z ^[12, 13]	-	5.0	ns	
t _{PU}	CE LOW to power-up ^[14]	0	_	ns	
t _{PD}	CE HIGH to power-down ^[14]	_	10.0	ns	
t _{DBE}	Byte enable to data valid	_	5.0	ns	
t _{LZBE}	Byte enable to low-Z ^[12, 13]	0	_	ns	
t _{HZBE}	Byte disable to high-Z ^[12, 13]	_	6.0	ns	
Write Cycle ^{[15}	5, 16]	<u>.</u>		•	
t _{WC}	Write cycle time	10.0	_	ns	
t _{SCE}	CE LOW to write end	7.0	_	ns	
t _{AW}	Address setup to write end	7.0	_	ns	
t _{HA}	Address hold from write end	0	_	ns	
t _{SA}	Address setup to write start	0	_	ns	
t _{PWE}	WE pulse width	7.0	_	ns	
t _{SD}	Data setup to write end	5.0	_	ns	
t _{HD}	Data hold from write end	0	_	ns	
t _{LZWE}	WE HIGH to low-Z ^[12, 13]	3.0	_	ns	
t _{HZWE}	WE LOW to high-Z ^[12, 13]	-	5.0	ns	
t _{BW}	Byte Enable to write end	7.0	_	ns	

Notes

10. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V_{CC} ≥ 3 V) and V_{CC}/2 (for V_{CC} < 3 V), and input pulse levels of 0 to 3 V (for V_{CC} ≥ 3 V) and 0 to V_{CC} (for V_{CC} < 3 V). Test conditions for the read cycle use the output loading shown in part (a) of Figure 3 on page 5, unless specified otherwise.

11. t_{POWER} gives the minimum amount of time that the power supply is at stable V_{CC} until the first memory access is performed.

12. t_{HZOE}, t_{HZVE}, and t_{HZBE} are specified with a load capacitance of 5 pF, as shown in part (b) of Figure 3 on page 5. Hi-Z, Lo-Z transition is measured ±200 mV from steady state voltage.

13. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZOE} is less than t_{LZWE} for any device.

14. These parameters are guaranteed by design and are not tested.

^{14.} These parameters are guaranteed by design and are not tested.

15. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE = V_{IL} and BHE, or BLE = V_{IL}. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates

^{16.} The minimum write pulse width for Write Cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) should be sum of t_{HZWE} and t_{SD} .



Switching Waveforms

Figure 5. Read Cycle No. 1 of CY7C1061G (Address Transition Controlled)[17, 18]





Figure 6. Read Cycle No. 2 (OE Controlled)[18, 19]



^{17.} The device is continuously selected, $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IL}$, \overline{BHE} or \overline{BLE} or both = V_{IL} . 18. WE is HIGH for read cycle.

^{19.} Address valid prior to or coincident with $\overline{\text{CE}}$ LOW transition.




Switching Waveforms (continued)

ADDRESS WE t_{SD} DATA I/O Note 22 DATA_{IN} VALID

Figure 7. Write Cycle No. 1 (CE Controlled)[20, 21]





- 20. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE = V_{IL}, and BHE or BLE = V_{IL}. These signals must be LOW to initiate a write and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

- 21. Data I/O is in high-impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.

 22. During this period, the I/Os are in output state. Do not <u>app</u>ly input sign<u>als</u>.

 23. The minimum write pulse width for Write Cycle No. 2 (WE Controlled, \overline{OE} LOW) should be sum of t_{HZWE} and t_{SD}.



Switching Waveforms (continued)




Figure 9. Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled)[24, 25]

^{24.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE = V_{IL}, and BHE or BLE = V_{IL}. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates

^{25.} Data I/O is in high impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$. 26. During this period the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 10. Write Cycle No. 3 (BLE or BHE Controlled)^[27, 28] **ADDRESS** t_{HA} BHE/ BLE t_PWE t_{HD} t_{HZWE} DATA_{IN} VALID

Notes

27. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE = V_{IL}, and BHE or BLE = V_{IL}. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates

^{28.} Data I/O is in high-impedance state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.

^{29.} During this period, the I/Os are in output state. Do not apply input signals.



Truth Table

CE	OE	WE	BLE	ВНЕ	I/O ₀ –I/O ₇	I/O ₈ -I/O ₁₅	Mode	Power
Н	X ^[30]	X ^[30]	X ^[30]	X ^[30]	High Z	High Z	Power down	Standby (I _{SB})
L	L	Н	L	L	Data out	Data out	Read all bits	Active (I _{CC})
L	L	Н	L	Ι	Data out	High Z	Read lower bits only	Active (I _{CC})
L	L	Н	Н	Ш	High Z	Data out	Read upper bits only	Active (I _{CC})
L	Х	L	L	L	Data in	Data in	Write all bits	Active (I _{CC})
L	Х	L	L	Ι	Data in	High Z	Write lower bits only	Active (I _{CC})
L	Х	L	Η	L	High Z	Data in	Write upper bits only	Active (I _{CC})
L	Н	Н	Χ	Х	High Z	High Z	Selected, outputs disabled	Active (I _{CC})
L	Х	Х	Η	Н	High Z	High Z	Selected, outputs disabled	Active (I _{CC})


 $\mbox{\bf Note}$ 30. The input voltage levels on these pins should be either at $\mbox{V}_{\mbox{\scriptsize IH}}$ or $\mbox{V}_{\mbox{\scriptsize IL}}.$



Ordering Information

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Operating Range
	2.2 V-3.6 V	CY7C1061G30-10BV1XE	E1 95150	48-ball VFBGA (6 × 8 × 1.0 mm) (Pb-free)	- Automotive-E
10		CY7C1061G30-10BV1XET	31-63130		
		CY7C1061G30-10ZXE	E1 0E102	48-pin TSOP I (12 × 18.4 × 1.0 mm) (Pb-free)	
		CY7C1061G30-10ZXET	01-00100		

Ordering Code Definitions





Package Diagrams

NOTE:

Figure 11. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150





Figure 12. 48-pin TSOP I (12 × 18.4 × 1.0 mm) Z48A Package Outline, 51-85183





Acronyms

Table 1. Acronyms Used in this Document

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
ŌĒ	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
TTL	Transistor-Transistor Logic
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

Document Conventions

Units of Measure

Table 2. Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
μS	microsecond		
mA	milliampere		
mm	millimeter		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		



Document History Page

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	3825225	MEMJ	11/29/2012	New data sheet.	
*A	4003550	NILE	05/20/2013	Updated Document Title to read as "CY7C1061G Automotive, 16-Mbit (1 Nowrds × 16 bit) Static RAM with Error-Correcting Code (ECC)". Updated Features. Updated Functional Description. Removed "Logic Block Diagram – CY7C1061GE". Updated Logic Diagram for Single Chip Enable. Updated Pin Configurations: Updated Pin diagram to have BV1XE without ERR pin Updated Product Portfolio. Updated Operating Range. Updated Capacitance. Updated Thermal Resistance. Updated Data Retention Characteristics. Updated AC Switching Characteristics: Removed 12 ns, 17 ns speed bin related information and included 10 ns spe bin related information. Updated Switching Waveforms. Removed "ERR Output – CY7C1061GE". Updated Package Diagrams: Added 48-pin TSOP I Package Diagram (Figure 11).	
*B	4292074	MEMJ	02/28/2014		



Document History Page (continued)

Document Title: CY7C1061G Automotive, 16-Mbit (1 M words × 16 bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-84821					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
*B (cont.)	4292074	MEMJ	02/28/2014	Updated Truth Table: Added Note 30 and referred the same note in "X" corresponding to Power down mode. Added condition to place outputs in disable state by making both BHE and BLE HIGH. Added Errata. Updated to new template.	
*C	4330547	AJU	04/02/2014	No technical updates.	
*D	4397546	AJU	06/03/2014	Updated AC Switching Characteristics: Updated Note 12 (Removed t _{LZOE} , t _{LZCE} , t _{LZWE} , and t _{LZBE} ; and added Hi-Z, Lo-Z transition).	
*E	4469360	NILE	09/18/2014	No technical updates.	
*F	4576640	VINI	11/21/2014	No technical updates.	
*G	4800949	NILE	09/30/2015	Updated Logic Block Diagram – CY7C1061G. Updated Package Diagrams: spec 51-85183 – Changed revision from *C to *D. Removed Errata. Updated to new template.	
*H	4983893	NILE	10/28/2015	Changed status from Preliminary to Final.	
*	5435164	VINI	09/13/2016	Updated DC Electrical Characteristics: Updated the VOH values. Updated Note 4. Updated Ordering Code Definitions: Added Tape and Reel parts. Updated Copyright and Disclaimer.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb

cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2012-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.