

# ADM6999/X

Single Chip Ethernet Switch Controller  
ADM6999/X

Communications



Never stop thinking.

**Edition 2005-11-25**

**Published by Infineon Technologies AG,  
St.-Martin-Strasse 53,  
81669 München, Germany**

**© Infineon Technologies AG 2005.  
All Rights Reserved.**

**Attention please!**

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

**Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

**Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

## ADM6999/X, Single Chip Ethernet Switch Controller

**Revision History: 2005-11-25, Rev. 1.32**

### Previous Version:

| Page/Date | Subjects (major changes since last revision)                                                                                                                               |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 2005-08   | Rev. 0.1, First Infineon-ADMtek Co Ltd version                                                                                                                             |
| 2002-09   | Rev. 1.0, Remove Preliminary word                                                                                                                                          |
| 2002-12   | Rev. 1.1, Modify error word. Modify Pin 98 as P8_Enable                                                                                                                    |
| 2003-04   | Rev. 1.2, Modify MII RXER as NC or GND pin, Modify MII RXCLK & TXCLK timing requirement, Remove LEDEN pin to NC, Modify ADM6999/X VLAN example error EEPROM Register 0x11h |
| 2003-05   | Rev. 1.3, Change RTX to 1K 1% at A2 version chip                                                                                                                           |
| 2004-04   | Rev. 1.31, Updated Infineon-ADMtek Co Ltd logo                                                                                                                             |
| 2004-10   | Rev. 1.32, Changed to the new Infineon format                                                                                                                              |
| 2005-11   | Minor change. Included Green package information                                                                                                                           |
|           |                                                                                                                                                                            |

### Trademarks

ABM®, ACE®, AOP®, ARCOFI®, ASM®, ASP®, DigiTape®, DuSLIC®, EPIC®, ELIC®, FALC®, GEMINAX®, IDEC®, INCA®, IOM®, IPAT®-2, ISAC®, ITAC®, IWE®, IWORX®, MUSAC®, MuSLIC®, OCTAT®, OptiPort®, POTSWIRE®, QUAT®, QuadFALC®, SCOUT®, SICAT®, SICOFI®, SIDEC®, SLICOFI®, SMINT®, SOCRATES®, VINETIC®, 10BaseV®, 10BaseVX® are registered trademarks of Infineon Technologies AG. 10BaseS™, EasyPort™, VDSLite™ are trademarks of Infineon Technologies AG. Microsoft® is a registered trademark of Microsoft Corporation, Linux® of Linus Torvalds, Visio® of Visio Corporation, and FrameMaker® of Adobe Systems Incorporated.

**Table of Contents**

|          |                                               |           |
|----------|-----------------------------------------------|-----------|
| <b>1</b> | <b>Introduction</b>                           | <b>8</b>  |
| 1.1      | General Description                           | 8         |
| 1.2      | Features                                      | 8         |
| 1.3      | Applications                                  | 9         |
| <b>2</b> | <b>Input and Output Signals</b>               | <b>10</b> |
| 2.1      | Pin Diagram                                   | 10        |
| 2.2      | Pin Description                               | 12        |
| <b>3</b> | <b>Descriptions</b>                           | <b>23</b> |
| 3.1      | Functional Description                        | 23        |
| 3.2      | 10/100M PHY Block Description                 | 23        |
| 3.2.1    | 100Base-X Module                              | 23        |
| 3.2.2    | 100Base-X Receiver                            | 23        |
| 3.2.2.1  | A/D Converter                                 | 24        |
| 3.2.2.2  | Adaptive Equalizer and Timing Recovery Module | 24        |
| 3.2.2.3  | NRZI/NRZ and Serial/Parallel Decoder          | 24        |
| 3.2.2.4  | Data De-scrambling                            | 24        |
| 3.2.2.5  | Symbol Alignment                              | 25        |
| 3.2.2.6  | Symbol Decoding                               | 25        |
| 3.2.2.7  | Valid Data Signal                             | 25        |
| 3.2.2.8  | Receive Errors                                | 25        |
| 3.2.2.9  | 100Base-X Link Monitor                        | 25        |
| 3.2.2.10 | Carrier Sense                                 | 25        |
| 3.2.2.11 | Bad SSD Detection                             | 26        |
| 3.2.2.12 | Far-End Fault                                 | 26        |
| 3.2.3    | 100Base-TX Transceiver                        | 26        |
| 3.2.3.1  | Transmit Drivers                              | 26        |
| 3.2.3.2  | Twisted-Pair Receiver                         | 26        |
| 3.2.4    | 10Base-T Module                               | 26        |
| 3.2.4.1  | Operation Modes                               | 27        |
| 3.2.4.2  | Manchester Encoder/Decoder                    | 27        |
| 3.2.4.3  | Transmit Driver and Receiver                  | 27        |
| 3.2.4.4  | Smart Squelch                                 | 27        |
| 3.2.5    | Carrier Sense                                 | 28        |
| 3.2.6    | Jabber Function                               | 28        |
| 3.2.7    | Link Test Function                            | 28        |
| 3.2.8    | Automatic Link Polarity Detection             | 28        |
| 3.2.9    | Clock Synthesizer                             | 28        |
| 3.2.10   | Auto Negotiation                              | 28        |
| 3.3      | Memory Block Description                      | 28        |
| 3.4      | Switch Functional Description                 | 29        |
| 3.4.1    | Basic Operation                               | 29        |
| 3.4.1.1  | Address Learning                              | 29        |
| 3.4.1.2  | Address Recognition and Packet Forwarding     | 29        |
| 3.4.1.3  | Address Aging                                 | 30        |
| 3.4.1.4  | Back off Algorithm                            | 30        |
| 3.4.1.5  | Inter-Packet Gap (IPG)                        | 30        |
| 3.4.1.6  | Illegal Frames                                | 30        |
| 3.4.1.7  | Half Duplex Flow Control                      | 30        |
| 3.4.1.8  | Full Duplex Flow Control                      | 30        |
| 3.4.1.9  | Broadcast Storm Filter                        | 30        |
| 3.4.2    | Auto TP MDIX Function                         | 31        |
| 3.4.3    | Port Locking                                  | 31        |

**Table of Contents**

|          |                                                 |           |
|----------|-------------------------------------------------|-----------|
| 3.4.4    | VLAN Setting & Tag/Untag & Port-base VLAN ..... | 31        |
| 3.4.5    | Priority Setting .....                          | 32        |
| 3.4.6    | LED Display .....                               | 32        |
| 3.4.6.1  | LED Display Mode .....                          | 32        |
| 3.4.6.2  | LED Display Interface .....                     | 33        |
| 3.4.7    | MII Connection with CPU .....                   | 34        |
| 3.5      | EEPROM Content .....                            | 35        |
| 3.5.1    | EEPROM Registers .....                          | 36        |
| 3.5.1.1  | EEPROM Registers Description .....              | 37        |
| 3.6      | EEPROM Access Description .....                 | 63        |
| <b>4</b> | <b>Serial Management</b> .....                  | <b>65</b> |
| 4.1      | Serial Management Registers .....               | 65        |
| 4.1.1    | Serial Management Registers Description .....   | 67        |
| 4.2      | Serial Interface Timing .....                   | 78        |
| <b>5</b> | <b>TX/FX Interface</b> .....                    | <b>80</b> |
| 5.1      | TP Interface .....                              | 80        |
| 5.2      | FX Interface .....                              | 80        |
| <b>6</b> | <b>DC Characteristics</b> .....                 | <b>81</b> |
| <b>7</b> | <b>AC Characteristics</b> .....                 | <b>82</b> |
| <b>8</b> | <b>Package Outlines</b> .....                   | <b>89</b> |

## List of Figures

|           |                                                       |    |
|-----------|-------------------------------------------------------|----|
| Figure 1  | 8 TP/FX PORT + 1 GPSI/RMII PORT 128 Pin Diagram ..... | 10 |
| Figure 2  | 8 TP/FX PORT + 1 MII PORT 128 Pin Diagram. ....       | 11 |
| Figure 3  | 100Base-X Transmitter. ....                           | 24 |
| Figure 4  | LED Display Mode .....                                | 33 |
| Figure 5  | LED Display Interface. ....                           | 33 |
| Figure 6  | The MII Connection with CPU .....                     | 34 |
| Figure 7  | Router Old Architecture .....                         | 49 |
| Figure 8  | The New Architecture by Using ADM6999/X .....         | 50 |
| Figure 9  | The ADM6999/X Serial Chips EEPROM Operation .....     | 63 |
| Figure 10 | The difference on writing EEPROM .....                | 64 |
| Figure 11 | Serial Interface Timing X .....                       | 78 |
| Figure 12 | Serial Interface Timing Y .....                       | 79 |
| Figure 13 | TP Interface .....                                    | 80 |
| Figure 14 | FX Interface .....                                    | 80 |
| Figure 15 | Power On Reset .....                                  | 82 |
| Figure 16 | EEPROM Data Timing .....                              | 82 |
| Figure 17 | 10Base-TX MII Input Timing .....                      | 83 |
| Figure 18 | 10Base-TX MII Output Timing .....                     | 84 |
| Figure 19 | 100Base-TX MII Input Timing .....                     | 84 |
| Figure 20 | 100Base-TX MII Output Timing .....                    | 85 |
| Figure 21 | Reduce MII Timing .....                               | 86 |
| Figure 22 | GPSI (7-wire) Input Timing .....                      | 87 |
| Figure 23 | GPSI (7-wire) Output Timing .....                     | 87 |
| Figure 24 | SMI Timing .....                                      | 88 |
| Figure 25 | 128 Pin PQFP Package .....                            | 89 |

**List of Tables**

|          |                                                         |    |
|----------|---------------------------------------------------------|----|
| Table 1  | ADM6999/X-128 PINS(8 TP + GPSI/RMII) .....              | 12 |
| Table 2  | ADM6999/X-128 PINS (8 TP + 1 MII) .....                 | 18 |
| Table 3  | LED Corresponding Interface .....                       | 34 |
| Table 4  | Registers Address SpaceRegisters Address Space .....    | 36 |
| Table 5  | Registers Overview .....                                | 36 |
| Table 6  | Register Access Types .....                             | 37 |
| Table 7  | Registers Clock DomainsRegisters Clock Domains .....    | 37 |
| Table 8  | Configuration Registers .....                           | 40 |
| Table 9  | Per Port Rising Threshold .....                         | 47 |
| Table 10 | Per Port Falling Threshold .....                        | 47 |
| Table 11 | Drop Scheme for each Queue .....                        | 47 |
| Table 12 | ADM6996 Port Mapping with ADM6999/X .....               | 49 |
| Table 13 | RC & EEPROM Content Relationship .....                  | 63 |
| Table 14 | Registers Address SpaceRegisters Address Space .....    | 65 |
| Table 15 | Registers Overview .....                                | 65 |
| Table 16 | Register Access Types .....                             | 66 |
| Table 17 | Registers Clock DomainsRegisters Clock Domains .....    | 67 |
| Table 18 | Port Registers .....                                    | 73 |
| Table 19 | Absolute Maximum Ratings .....                          | 81 |
| Table 20 | Recommended Operating Conditions .....                  | 81 |
| Table 21 | DC Electrical Characteristics for 3.3 V Operation ..... | 81 |
| Table 22 | Power On Reset .....                                    | 82 |
| Table 23 | EEPROM Data Timing .....                                | 82 |
| Table 24 | 10Base-TX MII Input Timing .....                        | 83 |
| Table 25 | 10Base-TX MII Output Timing .....                       | 84 |
| Table 26 | 100Base-TX MII Input Timing .....                       | 85 |
| Table 27 | 100Base-TX MII Output Timing .....                      | 85 |
| Table 28 | Reduce MII Timing .....                                 | 86 |
| Table 29 | GPSI (7-wire) Input Timing .....                        | 87 |
| Table 30 | GPSI (7-wire) Output Timing .....                       | 88 |
| Table 31 | SMI Timing .....                                        | 88 |

# 1 Introduction

## 1.1 General Description

The ADM6999/X is a high performance, low cost, highly integration (Controller, PHY and Memory) eight-port 10/100 Mbps TX/FX plus one 10/100 MII/RMII/7wires port Ethernet switch controller with all ports supporting 10/100 Mbps Full/Half duplex. The ADM6999/X is intended for applications to stand alone bridged for low cost SOHO market such as 8port, 8+1FX. The ADM6999X is the environmentally friendly “green” package version.

ADM6999/X provides most advance function such as: **802.1p (Q.O.S.), 802.1q (VLAN), Port MAC Address Locking, Management, Port Status, TP Auto-MDIX, 25M Crystal & Extra ninth Port (RMII/MII/GPSI)** function to meet customer request on Switch demand.

The built-in 768K SRAM used for packet buffer and address learning table is divided into 512 bytes/block to achieve the optimized memory utilization through complicated link list on packets with various lengths.

ADM6999/X also supports priority features by Port-Base, VLAN and IP TOS field checking. It's easy for users to set different priority mode in individual port, through a small low-cost micro controller to initialize or on-the-fly to configure. Each output port supports two queues in the way of fixed N: 1 fairness queuing to fit the bandwidth demand on various types of packet such as Voice, Video and data. 802.1Q, Tag/Untag, and up to 32 groups of VLAN are supported.

An intelligent address recognition algorithm makes ADM6999/X to recognize up to 2048 different MAC addresses and enables filtering and forwarding at full wire speed.

Port MAC address Locking function is also supported by ADM6999/X to use on Building Internet access to prevent multiple users share one port traffic.

## 1.2 Features

Main features:

- Supports eight 10M/100M auto-detect Half/Full duplex switch ports with TX/FX interfaces and one universal port. The ninth port can be configured to be a GPSI, MII, RMII interface
- Built-in 12Kx64 SRAM
- Supports 2048 MAC addresses table
- Supports two queues for QoS
- Supports priority features by Port-Based, 802.1p VLAN & IP TOS of packets
- Supports Store & Forward architecture and performs forwarding and filtering at non-blocking full wire speed
- Supports buffer allocation with 512 bytes per block
- Supports Aging function Enable/Disable
- Supports per port Single/Dual color mode & Serial LED mode with Power On auto diagnostic
- Supports 802.3x Flow Control pause packet for Full Duplex in case buffer is full
- Supports Back Pressure function for Half Duplex operation in case buffer is full
- Supports packet length up to 1522 bytes
- Broadcast Storming Filter function
- Supports 802.1Q VLAN. Up to 16/32 VLAN groups are implemented by the user defined four or five bits of VLAN ID
- Supports MAC-clone feature
- Supports TP interface **Auto MDIX** function for auto TX/RX swap by strapping-pin
- Easy Management 32bits smart counter for per port RX/TX byte/packet count, error count and collision count
- Supports PHY status output for management system
- 25M Crystal only for the whole system. Output 10M/25M/50M for different interfaces
- 128 QFP package with 0.18um technology. 1.8 V/3.3 V power supply

### **1.3 Applications**


ADM6999/X in 128-pin PQFP:

- SOHO 8-port switch
- 8-port switch + Router with CPU interface.
- 16/24 Dual-speed hub application enabled by "Hubbing-switch©" mode by 100Mbps-backbone bandwidth.


## 2 Input and Output Signals

This chapter describes Pin Diagram and Pin Description.

### 2.1 Pin Diagram



**Figure 1 8 TP/FX PORT + 1 GPSI/RMII PORT 128 Pin Diagram**

**Input and Output Signals**

**Figure 2 8 TP/FX PORT + 1 MII PORT 128 Pin Diagram**

## 2.2 Pin Description

**Table 1 ADM6999/X-128 PINS(8 TP + GPSI/RMII)<sup>1)2)</sup>**

| Pin or Ball No.               | Name | Pin Type | Buffer Type | Function                                     |
|-------------------------------|------|----------|-------------|----------------------------------------------|
| <b>Twisted Pair Interface</b> |      |          |             |                                              |
| 126                           | RXP0 | I/O      | Analog      | <b>Twisted Pair Receive Input Positive</b>   |
| 2                             | RXP1 |          |             |                                              |
| 11                            | RXP2 |          |             |                                              |
| 15                            | RXP3 |          |             |                                              |
| 24                            | RXP4 |          |             |                                              |
| 28                            | RXP5 |          |             |                                              |
| 37                            | RXP6 |          |             |                                              |
| 41                            | RXP7 |          |             |                                              |
| 127                           | RXN0 | I/O      | Analog      | <b>Twisted Pair Receive Input Negative</b>   |
| 1                             | RXN1 |          |             |                                              |
| 12                            | RXN2 |          |             |                                              |
| 14                            | RXN3 |          |             |                                              |
| 25                            | RXN4 |          |             |                                              |
| 27                            | RXN5 |          |             |                                              |
| 38                            | RXN6 |          |             |                                              |
| 40                            | RXN7 |          |             |                                              |
| 123                           | TXP0 | I/O      | Analog      | <b>Twisted Pair Transmit Output Positive</b> |
| 5                             | TXP1 |          |             |                                              |
| 8                             | TXP2 |          |             |                                              |
| 18                            | TXP3 |          |             |                                              |
| 21                            | TXP4 |          |             |                                              |
| 31                            | TXP5 |          |             |                                              |
| 34                            | TXP6 |          |             |                                              |
| 44                            | TXP7 |          |             |                                              |
| 124                           | TXN0 | I/O      | Analog      | <b>Twisted Pair Transmit Output Negative</b> |
| 4                             | TXN1 |          |             |                                              |
| 9                             | TXN2 |          |             |                                              |
| 17                            | TXN3 |          |             |                                              |
| 22                            | TXN4 |          |             |                                              |
| 30                            | TXN5 |          |             |                                              |
| 35                            | TXN6 |          |             |                                              |
| 43                            | TXN7 |          |             |                                              |

**Ninth Port (GPSI/RMII) Interfaces, 11 pins<sup>3)</sup>**

**Input and Output Signals**
**Table 1 ADM6999/X-128 PINS(8 TP + GPSI/RMII)<sup>1)2)</sup> (cont'd)**

| Pin or Ball No. | Name         | Pin Type | Buffer Type | Function                                                                                                                                                                                                                                               |
|-----------------|--------------|----------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 68              | RMII/GPSISEL | I        | PD          | <b>Strapping pin to set 9th port for GPSI or RMII (half-duplex mode)</b><br>On power-on-reset, latched as setting for 9th port:<br>0 <sub>B</sub> , to set as GPSI (GPSI) mode<br>1 <sub>B</sub> , to set as RMII half-duplex mode. Internal pull down |
| 63              | TXD          | I/O      | 8mA PU      | <b>GPSI: GPSI Mode</b><br>GPSI Transmit data synchronous to the rising edge of TXCLK.                                                                                                                                                                  |
|                 | TXD0         | I/O      | 8mA PU      | <b>RMII: RMII Mode</b><br>RMII transmit data 0 synchronous to the rising edge of 50M REFCLK.                                                                                                                                                           |
|                 | GFCEN        | I/O      | 8mA PU      | <b>Setting</b><br>Setting Internally Pull Up. At power-on-reset, latched as Flow control setting<br>0 <sub>B</sub> , to disable flow-control<br>1 <sub>B</sub> , to enable flow-control (default)                                                      |
| 62              | P7FX         | I/O      | 8mA PD      | <b>Setting Port7 FX/TX Mode select</b><br>Internal pull down.<br>0 <sub>B</sub> , Port7 as TX port<br>1 <sub>B</sub> , Port7 as FX port                                                                                                                |
|                 | TXD1         | I/O      | 8mA PD      | <b>RMII: RMII Mode</b><br>Transmit data 1. To be used at RMII half-duplex mode for 9th port only.                                                                                                                                                      |
| 74              | RXD          | I        |             | <b>GPSI: GPSI Mode</b><br>Receives data at GPSI mode.                                                                                                                                                                                                  |
|                 | RXD0         | I        |             | <b>RMII: RXD0 Mode</b><br>Receives data 0 at RMII mode.                                                                                                                                                                                                |
| 73              | LNKGPSI      | I        | PD          | <b>GPSI: GPSI Mode</b><br>Links status input at GPSI mode.                                                                                                                                                                                             |
|                 | CRS2         | I        | PD          | <b>RMII: RMII Mode</b><br>Carrier Sense 2 input control for Hubbing Switch.                                                                                                                                                                            |
| 78              | COL          | I        | PD          | <b>GPSI: GPSI Mode</b><br>GPSI Port Collision input.                                                                                                                                                                                                   |
|                 | RXD1         | I        | PD          | <b>RMII: RMII Mode</b><br>RMII receives data 1.                                                                                                                                                                                                        |
| 77              | CRS          | I        | PD          | <b>GPSI: GPSI Mode</b><br>GPSI Port Carrier Sense                                                                                                                                                                                                      |
|                 | CRS1         | I        | PD          | <b>RMII: RMII Mode</b><br>Carrier Sense 1 input control for Hubbing Switch.                                                                                                                                                                            |
| 72              | RXCLK        | I        |             | <b>GPSI mode</b><br>GPSI Port Receive Clock Input.                                                                                                                                                                                                     |
| 67              | TXCLK        | I        |             | <b>GPSI: GPSI mode</b><br>GPSI Port Transmit clock Input.                                                                                                                                                                                              |
|                 | CRS3         | I        |             | <b>RMII: RMII mode</b><br>Carrier Sense 3 input control for Hubbing Switch.                                                                                                                                                                            |

**Input and Output Signals**
**Table 1 ADM6999/X-128 PINS(8 TP + GPSI/RMII)<sup>1)2)</sup> (cont'd)**

| Pin or Ball No. | Name   | Pin Type | Buffer Type | Function                                                                                                                                                                                                                                                                                                                                                                                                   |
|-----------------|--------|----------|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 66              | TXEN   | I/O      | 8mA PD      | <b>GPSI: GPSI Mode</b><br>Data transmit enable.                                                                                                                                                                                                                                                                                                                                                            |
|                 | TXEN   | I/O      | 8mA PD      | <b>RMII: RMII Mode</b><br>Data transmit enable.                                                                                                                                                                                                                                                                                                                                                            |
|                 | PHYAS0 | I/O      | 8mA PD      | <b>Setting</b><br>PHYAS1 (108), PHYAS0 (66).<br>Power on reset value PHYAS0 combines with PHYAS1(DUPCOL1). Internal pull down.<br>PHYAS1/S0 E2PRM<br>00 Master<br>01 Slave0<br>1x Slave1<br>Master: ADM6999/X will read 93C66/46 EEPROM first Bank (00h ~ 27h).<br>Slave 0: ADM6999/X will read 93C66 EEPROM second Bank (40h ~ 67h).<br>Slave 1: ADM6999/X will read 93C66 EEPROM third Bank (80h ~ a7h). |

**LED Interface**

|     |         |     |        |                                                                                                                                                                                                                                                |
|-----|---------|-----|--------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 89  | LNKACT7 | O   | 8mA    | <b>LINK/Activity LED[7:0]</b><br>Active low.<br>0 <sub>B</sub> , indicates link okay on cable, but no activity and signals on idle stage. "blinking" indicates link activity on cable.<br>1 <sub>B</sub> , indicates no link activity on cable |
| 90  | LNKACT6 |     |        |                                                                                                                                                                                                                                                |
| 91  | LNKACT5 |     |        |                                                                                                                                                                                                                                                |
| 92  | LNKACT4 |     |        |                                                                                                                                                                                                                                                |
| 95  | LNKACT3 |     |        |                                                                                                                                                                                                                                                |
| 96  | LNKACT2 |     |        |                                                                                                                                                                                                                                                |
| 97  | LNKACT1 |     |        |                                                                                                                                                                                                                                                |
| 98  | LNKACT0 |     |        |                                                                                                                                                                                                                                                |
| 100 | DUPCOL7 | O   | 8mA    | <b>Duplex/Collision LED[7:3]</b><br>Active low.<br>0 <sub>B</sub> , for full-duplex indication<br>1 <sub>B</sub> , for half-duplex and "blinking" for collision indication                                                                     |
| 101 | DUPCOL6 |     |        |                                                                                                                                                                                                                                                |
| 102 | DUPCOL5 |     |        |                                                                                                                                                                                                                                                |
| 103 | DUPCOL4 |     |        |                                                                                                                                                                                                                                                |
| 106 | DUPCOL3 |     |        |                                                                                                                                                                                                                                                |
| 107 | DUPCOL2 | I/O | 8mA PU | <b>PORT2 Duplex Collision LED</b><br>Port2 Duplex/Collision LED. Active low.                                                                                                                                                                   |
|     | BPEN    | I/O | 8mA PU | <b>Setting</b><br>BPEN: Back Pressure power on setting pin. Internal pull up.<br>0 <sub>B</sub> , Disables all port half-duplex backpressure<br>1 <sub>B</sub> , Enables all port half-duplex backpressure                                     |

**Input and Output Signals**
**Table 1 ADM6999/X-128 PINS(8 TP + GPSI/RMII)<sup>1)2)</sup> (cont'd)**

| Pin or Ball No.             | Name    | Pin Type | Buffer Type | Function                                                                                                                                                                                                                                                                 |
|-----------------------------|---------|----------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 108                         | DUPCOL1 | I/O      | 8mA PD      | <b>Port1 Duplex Collision LED</b><br>If pulled low, then acted as active high to drive 0 <sub>B</sub> , for half-duplex and “blinking” for collision indication<br>1 <sub>B</sub> , for full-duplex indication                                                           |
|                             | DUPCOL1 | I/O      | 8mA PD      | <b>Port1 Duplex Collision LED</b><br>If pulled high, then acted as active low to drive 0 <sub>B</sub> , for full-duplex indication<br>1 <sub>B</sub> , for half-duplex and “blinking” for collision indication                                                           |
|                             | PHYAS1  | I/O      | 8mA PD      | <b>Setting</b><br>PHYAS1: Combines with PHYAS0 (pin 66) to set chip physical address.                                                                                                                                                                                    |
| 109                         | DUPCOL0 | I/O      | 8mA PU      | <b>Duplex/Collision LED 0</b><br>Port0 Duplex/Collision LED. Active high or low depends on setting.                                                                                                                                                                      |
|                             | ANEN    | I/O      | 8mA PU      | <b>Setting</b><br>ANEN: On power-on-reset, latched as Auto Negotiation capability for all ports.<br>0 <sub>B</sub> , to disable Auto Negotiation<br>1 <sub>B</sub> , to enable Auto Negotiation (defaulted by pulled up internally)                                      |
| 61                          | LDSPD7  | O        | 8mA         | <b>Speed LED[7:0]</b><br>Used to indicate corresponding port’s speed status.<br>0 <sub>B</sub> , for 100Mbit/s<br>1 <sub>B</sub> , for 10Mbit/s                                                                                                                          |
| 60                          | LDSPD6  |          |             |                                                                                                                                                                                                                                                                          |
| 59                          | LDSPD5  |          |             |                                                                                                                                                                                                                                                                          |
| 58                          | LDSPD4  |          |             |                                                                                                                                                                                                                                                                          |
| 55                          | LDSPD3  |          |             |                                                                                                                                                                                                                                                                          |
| 54                          | LDSPD2  |          |             |                                                                                                                                                                                                                                                                          |
| 51                          | LDSPD1  |          |             |                                                                                                                                                                                                                                                                          |
| 50                          | LDSPD0  |          |             |                                                                                                                                                                                                                                                                          |
| EEPROM/Management Interface |         |          |             |                                                                                                                                                                                                                                                                          |
| 84                          | EEDO    | I        | TTL PU      | <b>EEPROM Data Output</b><br>Serial data input from EEPROM. This pin is internally pull-up.                                                                                                                                                                              |
| 80                          | EECS    | O        | 4mA PD      | <b>EEPROM Chip Select</b><br>This pin is an active high chip enable for EEPROM. When RC is low, it will be Tristate. This pin is internally pull-down.                                                                                                                   |
| 81                          | EECK    | I/O      | 4mA PD      | <b>Serial Clock</b><br>This pin is clock source for EEPROM.                                                                                                                                                                                                              |
|                             | XOVEN   | I/O      | 4mA PD      | <b>Setting</b><br>XOVEN: This pin is internally pull-down. On power-on-reset, latched as P7~0 Auto MDIX enable or not. Suggests externally pull up to enable Auto MDIX for all ports.<br>0 <sub>B</sub> , to disable MDIX (defaulted)<br>1 <sub>B</sub> , to enable MDIX |

**Input and Output Signals**
**Table 1 ADM6999/X-128 PINS(8 TP + GPSI/RMII)<sup>1)2)</sup> (cont'd)**

| Pin or Ball No.                   | Name    | Pin Type | Buffer Type | Function                                                                                                                                                                                                                 |
|-----------------------------------|---------|----------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 79                                | EEDI    | O        | 4mA PD      | <b>EEPROM Serial Data Input</b><br>This pin is the output for serial data transfer.                                                                                                                                      |
|                                   | LEDMODE | O        | 4mAPD       | <b>Setting</b><br>LEDMODE: On power-on-reset, latched as Dual Color mode or not. This pin is internal pull-down.<br>0 <sub>B</sub> , to set Single color mode for LED<br>1 <sub>B</sub> , to set Dual Color mode for LED |
| <b>Misc.</b>                      |         |          |             |                                                                                                                                                                                                                          |
| 85                                | CKO25M  | O        | 8mA         | 10M Clock Output For GPSI port configuration (RMII/GPSISEL/CFG0 = 0/1), 50M output for RMII (RMII/GPSISEL/CFG0 = 1/1).                                                                                                   |
| 117                               | Control | O        |             | <b>FET Control Signal</b><br>The pin is used to control FET for 3.3 V to 1.8 V regulator. Add 0.01 µf capacitor to GND.                                                                                                  |
| 120                               | RTX     | Analog   |             | <b>TX Resistor</b><br>Add 1.1K %1(A1), 1K %1 (A2) resistor to GND.                                                                                                                                                       |
| 118                               | VREF    | Analog   |             | <b>Analog Reference Voltage</b>                                                                                                                                                                                          |
| 112                               | RC      | I        | SCHE        | <b>RC Input for Power On reset</b><br>Reset input pin                                                                                                                                                                    |
| 113                               | XI      | I        | Analog      | <b>25M Crystal Input</b><br>25M Crystal Input. Variation is limited to +/- 50ppm.                                                                                                                                        |
| 114                               | XO      | O        | Analog      | <b>25M Crystal Output</b><br>When connected to oscillator, this pin should be unconnected.                                                                                                                               |
| 49                                | TEST    | I        | TTL         | <b>TEST Value</b><br>At normal application connects to GND.                                                                                                                                                              |
| <b>Chip Configuration, 2 pins</b> |         |          |             |                                                                                                                                                                                                                          |
| 86                                | CFG0    | I        | TTL PU      | <b>Configuration of Pin-out. Internally Pull high.</b><br>RMII/GPSISEL: CFG0, Description<br>0: 1, 8 port and 1 GPSI (GPSI) interface<br>1: 1, 8 port and 1 RMII for Hubbing Switch                                      |
| <b>Power/Ground</b>               |         |          |             |                                                                                                                                                                                                                          |
| 3, 10, 16, 23, 29, 36, 42, 125    | GNDA    | I        |             | <b>Ground Used by AD Block</b>                                                                                                                                                                                           |
| 6, 7, 19, 20, 32, 33, 45, 122     | VCCA2   | I        |             | <b>1.8 V, Power Used by TX Line Driver</b>                                                                                                                                                                               |
| 13, 26, 39, 128                   | VCCAD   | I        |             | <b>3.3 V, Power Used by AD Block</b>                                                                                                                                                                                     |
| 119                               | GNDBIAS | I        |             | <b>Ground Used by Bias Block</b>                                                                                                                                                                                         |
| 121                               | VCCBIAS | I        |             | <b>3.3 V, Power Used by Bias Block</b>                                                                                                                                                                                   |

**Input and Output Signals**
**Table 1 ADM6999/X-128 PINS(8 TP + GPSI/RMII)<sup>1)2)</sup> (cont'd)**

| Pin or Ball No.             | Name   | Pin Type | Buffer Type | Function                                                                                                                    |
|-----------------------------|--------|----------|-------------|-----------------------------------------------------------------------------------------------------------------------------|
| 116                         | GNDPLL | I        |             | <b>Ground used by PLL</b>                                                                                                   |
| 115                         | VCCPLL | I        |             | <b>1.8 V, Power used by PLL</b>                                                                                             |
| 47, 52, 64, 76, 83, 93, 111 | GNDIK  | I        |             | <b>Ground Used by Digital Core</b>                                                                                          |
| 48, 53, 65, 75, 82, 94, 110 | VCCIK  | I        |             | <b>1.8 V, Power Used by Digital Core</b>                                                                                    |
| 46, 57, 70, 87, 99, 104     | GNDO   | I        |             | <b>Ground Used by Digital Pad</b>                                                                                           |
| 56, 71, 88, 105             | VCC3O  | I        |             | <b>3.3 V, Power Used by Digital Pad</b>                                                                                     |
| 69                          | GND    | I        | TTL         | <b>Scan Enable</b><br>This pin will be used as the scan enable input for testing.<br>Connects to GND at normal application. |

1) Do not swap TP port +- signal. It may cause link fail when link partner does not support Auto Polarity function.

2) I: Input, O: Output, I/O: Bi-directional, OD: Open drain, SCHE: Schmitt-Trigger, PD: internal pull-down, PU: internal pull-up

3) RMII only runs at Half-duplex mode.

**Table 2 ADM6999/X-128 PINS (8 TP + 1 MII)**

| Pin or Ball No.               | Name | Pin Type | Buffer Type | Function                                     |
|-------------------------------|------|----------|-------------|----------------------------------------------|
| <b>Twisted Pair Interface</b> |      |          |             |                                              |
| 126                           | RXP0 | I/O      | Analog      | <b>Twisted Pair Receive Input Positive</b>   |
| 2                             | RXP1 |          |             |                                              |
| 11                            | RXP2 |          |             |                                              |
| 15                            | RXP3 |          |             |                                              |
| 24                            | RXP4 |          |             |                                              |
| 28                            | RXP5 |          |             |                                              |
| 37                            | RXP6 |          |             |                                              |
| 41                            | RXP7 |          |             |                                              |
| 127                           | RXN0 | I/O      | Analog      | <b>Twisted Pair Receive Input Negative</b>   |
| 1                             | RXN1 |          |             |                                              |
| 12                            | RXN2 |          |             |                                              |
| 14                            | RXN3 |          |             |                                              |
| 25                            | RXN4 |          |             |                                              |
| 27                            | RXN5 |          |             |                                              |
| 38                            | RXN6 |          |             |                                              |
| 40                            | RXN7 |          |             |                                              |
| 123                           | TXP0 | I/O      | Analog      | <b>Twisted Pair Transmit Output Positive</b> |
| 5                             | TXP1 |          |             |                                              |
| 8                             | TXP2 |          |             |                                              |
| 18                            | TXP3 |          |             |                                              |
| 21                            | TXP4 |          |             |                                              |
| 31                            | TXP5 |          |             |                                              |
| 34                            | TXP6 |          |             |                                              |
| 44                            | TXP7 |          |             |                                              |
| 124                           | TXN0 | I/O      | Analog      | <b>Twisted Pair Transmit Output Negative</b> |
| 4                             | TXN1 |          |             |                                              |
| 9                             | TXN2 |          |             |                                              |
| 17                            | TXN3 |          |             |                                              |
| 22                            | TXN4 |          |             |                                              |
| 30                            | TXN5 |          |             |                                              |
| 35                            | TXN6 |          |             |                                              |
| 43                            | TXN7 |          |             |                                              |

**8th Port (MII) Interfaces, 20 pins**

**Input and Output Signals**
**Table 2 ADM6999/X-128 PINS (8 TP + 1 MII) (cont'd)**

| Pin or Ball No. | Name   | Pin Type | Buffer Type | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|-----------------|--------|----------|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 63              | TXD[0] | I/O      | 8mA PU      | <b>MII transmit data 0</b><br>Acts as MII transmit data TXD0<br>Synchronous to the rising edge of TXCLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|                 | GFCEN  | I/O      | 8mA PU      | <b>Setting</b><br>GFCEN: Global Flow Control Enable. At power-on-reset, latched as Full Duplex Flow control setting.<br>0 <sub>B</sub> , to disable flow-control. internally Pull-up.<br>1 <sub>B</sub> , to enable flow-control (default)                                                                                                                                                                                                                                                                                                                             |
| 59              | TXD3   | O        | 8mA         | <b>MII Transmit Data bit 3~1</b><br>Synchronous to the rising edge of TXCLK. These pins act as MII TXD[3:1].                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 60              | TXD2   |          |             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 61              | TXD1   |          |             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 62              | P7FX   | I/O      | 8mA PD      | <b>Setting Port7 FX/TX mode select</b><br>Internal pull down.<br>0 <sub>B</sub> , Port7 as TX port<br>1 <sub>B</sub> , Port7 as FX port                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 66              | TXEN   | I/O      | 8mA PD      | <b>MII Transmit Enable</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|                 | PHYAS0 | I/O      | 8mA PD      | <b>Setting</b><br>PHYAS0: Chip physical address on loading EEPROM data. Internal pull down. Power on reset value PHYAS0 combines with PHYAS1.<br>PHYAS1 PHYAS0<br>0 0 Master(93C46)<br>If there is no EEPROM then user must use 93C66 timing to write chip's registers.<br>If user puts 93C46 with correct Signature then user writes chip register by 93C46 timing.<br>If user puts 93C66 then data put in Bank0. User can write chip register by 93C66 timing.<br>User must assert one SK cycle when CS at idle stage and chip's internal register is being writing. |
| 108             | PHYAS1 | I/O      | 8mA PD      | <b>Chip physical address1</b><br>Check pin 66.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 102             | RXD3   | I        | PD          | <b>MII port receive data 3~0</b><br>These pins act as MII RXD[3:0]. Synchronous to the rising edge of RXCLK. Internal pull down.                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 101             | RXD2   |          |             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 100             | RXD1   |          |             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 74              | RXD0   |          |             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 73              | RXDV   | I        | PD          | <b>MII receive data valid</b><br>Internal pull down.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 68              | GND    | I        | PD          | <b>GND or NC</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 78              | COL    | I        | PD          | <b>MII Port Collision input</b><br>Internal pull down.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| 77              | CRS    | I        | PD          | <b>MII Port Carrier Sense</b><br>Internal pull down.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 72              | RXCLK  | I        |             | <b>MII Port Receive Clock Input</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |

**Input and Output Signals**
**Table 2 ADM6999/X-128 PINS (8 TP + 1 MII) (cont'd)**

| Pin or Ball No. | Name      | Pin Type | Buffer Type | Function                                                                                                  |
|-----------------|-----------|----------|-------------|-----------------------------------------------------------------------------------------------------------|
| 67              | TXCLK     | I        |             | <b>II Port Transmit Clock Input</b>                                                                       |
| 98              | P8_Enable | I        |             | <b>II Port Enable. Should add pull high 1K resistor to 3.3 V.</b>                                         |
| 91              | DHALFP8   | I        | PD          | <b>II Port Hardware Duplex input pin.</b><br>Low: Full Duplex<br>High: Half Duplex<br>Internal pull down. |
| 90              | LNKFP8    | I        | PD          | <b>II Port Hardware Link input pin</b><br>Low: Link OK<br>High: Link Off<br>Internal pull down.           |
| 89              | SPDTNP8   | I        | PD          | <b>II Port Hardware Speed input pin</b><br>Low: 100M<br>High: 10M<br>Internal pull down.                  |

**LED Interface**

|     |         |     |        |                                                                                                                                                                                                                                     |
|-----|---------|-----|--------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 95  | NC      | O   | 8mA    | <b>Keep NC</b>                                                                                                                                                                                                                      |
| 96  | LEDDATA | I/O | 8mA PD | <b>Serial LED Data</b>                                                                                                                                                                                                              |
| 109 | LEDCLK  | I/O | 8mA PU | <b>Serial LED Clock</b>                                                                                                                                                                                                             |
|     | ANEN    | I/O | 8mA PU | <b>Setting</b><br>ANEN: On power-on-reset, latched as Auto Negotiation capability for all ports.<br>0 <sub>B</sub> , to disable Auto Negotiation<br>1 <sub>B</sub> , to enable Auto Negotiation (defaulted by pulled up internally) |

**EEPROM/Management Interface**

|    |       |     |        |                                                                                                                                                                                                                                                                        |
|----|-------|-----|--------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 84 | EEDO  | I   | TTL PU | <b>EEPROM Data Output</b><br>Serial data input from EEPROM.<br>This pin is internally pull-up.                                                                                                                                                                         |
| 80 | EECS  | O   | 4mA PD | <b>EEPROM Chip Select</b><br>This pin is active high chip enable for EEPROM. When RC is low, it will be Tristate. This pin is internally pull-down.                                                                                                                    |
| 81 | EECK  | I/O | 4mA PD | <b>Serial Clock</b><br>This pin is clock source for EEPROM.                                                                                                                                                                                                            |
|    | XOVEN | I/O | 4mA PD | <b>Setting</b><br>XOVEN: This pin is internally pull-down. On power-on-reset, latched as P7~0 Auto MDIX enable or not.<br>Suggests externally pull up to enable MDIX for all ports.<br>0 <sub>B</sub> , to disable MDIX (defaulted)<br>1 <sub>B</sub> , to enable MDIX |

**Input and Output Signals**
**Table 2 ADM6999/X-128 PINS (8 TP + 1 MII) (cont'd)**

| Pin or Ball No.                | Name    | Pin Type | Buffer Type | Function                                                                                                                                                                                                                  |
|--------------------------------|---------|----------|-------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 79                             | EEDI    | O        | 4mA PD      | <b>EEPROM Serial Data Input</b><br>This pin is output for serial data transfer. When RC is low, it will be tristate.                                                                                                      |
|                                | LEDMODE | O        | 4mA PD      | <b>Setting</b><br>LEDMODE: This pin is internal pull-down. On power-on-reset, latched as Dual Color mode or not.<br>0 <sub>B</sub> , to set Single color mode for LED<br>1 <sub>B</sub> , to set Dual Color mode for LED. |
| <b>Misc., 8 pins</b>           |         |          |             |                                                                                                                                                                                                                           |
| 85                             | CKO25M  | O        | 8mA         | <b>25M Clock Output For MII port</b>                                                                                                                                                                                      |
| 117                            | Control | O        |             | <b>FET Control Signal</b><br>The pin is used to control FET for 3.3 V to 1.8 V regulator.                                                                                                                                 |
| 120                            | RTX     | Analog   |             | <b>TX Resistor</b><br>Add 1.1K %1 resister to GND                                                                                                                                                                         |
| 118                            | VREF    | Analog   |             | <b>Analog Reference Voltage</b>                                                                                                                                                                                           |
| 112                            | RC      | I        | SCHE        | <b>RC Input for Power On reset</b><br>Reset input pin.                                                                                                                                                                    |
| 113                            | XI      | I        | Analog      | <b>25M Crystal Input</b><br>25M Crystal Input. Variation is limited to +/- 50ppm.                                                                                                                                         |
| 114                            | XO      | O        | Analog      | <b>25M Crystal Output</b><br>When connected to oscillator, this pin should be left unconnected.                                                                                                                           |
| 49                             | TEST    | I        | TTL         | <b>TEST Value</b><br>At normal application connects to GND.                                                                                                                                                               |
| <b>Switch function</b>         |         |          |             |                                                                                                                                                                                                                           |
| 107                            | BPEN    | I/O      | 8mA         | At power-on-reset, latched as Back Pressure setting<br>0 <sub>B</sub> , to disable Back Pressure<br>1 <sub>B</sub> , to enable Back-Pressure (defaulted)                                                                  |
| <b>Chip configuration</b>      |         |          |             |                                                                                                                                                                                                                           |
| 86                             | CFG0    | I        | TTL PU      | Must Connected to GND.                                                                                                                                                                                                    |
| <b>Power/Ground</b>            |         |          |             |                                                                                                                                                                                                                           |
| 3, 10, 16, 23, 29, 36, 42, 125 | GNDA    | I        |             | <b>Ground Used by AD Block</b>                                                                                                                                                                                            |
| 6, 7, 19, 20, 32, 33, 45, 122  | VCCA2   | I        |             | <b>1.8 V, Power Used by TX Line Driver</b>                                                                                                                                                                                |
| 13, 26, 39, 128                | VCCAD   | I        |             | <b>3.3 V, Power Used by AD Block</b>                                                                                                                                                                                      |
| 119                            | GNDBIAS | I        |             | <b>Ground Used by Bias Block</b>                                                                                                                                                                                          |

**Input and Output Signals**
**Table 2 ADM6999/X-128 PINS (8 TP + 1 MII) (cont'd)**

| Pin or Ball No.                            | Name    | Pin Type | Buffer Type | Function                                                                                                                    |
|--------------------------------------------|---------|----------|-------------|-----------------------------------------------------------------------------------------------------------------------------|
| 121                                        | VCCBIAS | I        |             | <b>3.3 V, Power Used by Bias Block</b>                                                                                      |
| 116                                        | GNDPLL  | I        |             | <b>Ground used by PLL</b>                                                                                                   |
| 115                                        | VCCPLL  | I        |             | <b>1.8 V, Power used by PLL</b>                                                                                             |
| 47, 52, 64,<br>76, 83, 93,<br>111          | GNDIK   | I        |             | <b>Ground Used by Digital Core</b>                                                                                          |
| 48, 53, 65,<br>75, 82, 94,<br>110          | VCCIK   | I        |             | <b>1.8 V, Power Used by Digital Core</b>                                                                                    |
| 46, 57, 70,<br>87, 99, 104                 | GNDO    | I        |             | <b>Ground Used by Digital Pad</b>                                                                                           |
| 56, 71, 88,<br>105                         | VCC3O   | I        |             | <b>3.3 V, Power Used by Digital Pad</b>                                                                                     |
| 69                                         | GND     | I        | TTL         | <b>Scan Enable</b><br>This pin will be used as the scan enable input for testing.<br>Connects to GND at normal application. |
| <b>NC Pin</b>                              |         |          |             |                                                                                                                             |
| 50, 51, 54,<br>55, 58, 92,<br>97, 103, 106 | NC      |          |             | <b>Not Connected</b>                                                                                                        |

## 3 Descriptions

This chapter provides Functional Description, 10/100M PHY Block Description, Memory Block Description, Switch Functional Description, EEPROM Content and EEPROM Access Description.

### 3.1 Functional Description

The ADM6999/X integrates eight 100Base-X physical sub-layer (PHY), 100Base-TX physical medium dependent (PMD) transceivers, eight complete 10Base-T modules, 8 port 100/10 switch controller and one 10/100 MAC and memory into a single chip for both 10Mbps/s and 100Mbps/s Ethernet switch operation. It also supports 100Base-FX operation through external fiber-optic transceivers. The device is capable of operating in either Full Duplex mode or Half-Duplex mode in 10Mbps/s and 100Mbps/s. Operational modes can be selected by hardware configuration pins, software settings of management registers, or determined by the on-chip auto negotiation logic.

The ADM6999/X consists of three major blocks:

- 10/100M PHY Block
- Switch Controller Block
- Built-in 12Kx64 SSRAM

### 3.2 10/100M PHY Block Description

The 100Base-X section of the device implements the following functional blocks:

- 100Base-X physical coding sub-layer (PCS)
- 100Base-X physical medium attachment (PMA)
- Twisted-pair transceiver (PMD)

The 100Base-X and 10Base-T sections share the following functional blocks:

- Clock synthesizer module
- MII Registers
- IEEE 802.3u auto negotiation

#### 3.2.1 100Base-X Module

The ADM6999/X implements 100Base-X compliant PCS and PMA and 100Base-TX compliant TP-PMD as illustrated in Figure 2. Bypass options for each of the major functional blocks within the 100Base-X PCS provides flexibility for various applications. 100Mbps/s PHY loop back is included for diagnostic purpose.

#### 3.2.2 100Base-X Receiver

The 100Base-X receiver consists of functional blocks required to recover and condition the 125Mbps/s receive data stream. The ADM6999/X implements the 100Base-X receiving state machine diagram as given in ANSI/IEEE Standard 802.3u, Clause 24. The 125Mbps/s receive data stream may originate from the on-chip twisted-pair transceiver in a 100Base-TX application. Alternatively, the receive data stream may be generated by an external optical receiver as in a 100Base-FX application.

The receiver block consists of the following functional sub-blocks:

- A/D Converter
- Adaptive Equalizer and timing recovery module
- NRZI/NRZ and serial/parallel decoder
- De-scrambler
- Symbol alignment block
- Symbol Decoder
- Collision Detect Block
- Carrier sense Block
- Stream decoder block



synchronization status. Upon synchronization of the de-scrambler the hold timer starts a 722 us countdown. Upon detection of sufficient idle symbols within the 722 us period, the hold timer will reset and begin a new countdown. This monitoring operation will continue indefinitely given a properly operating network connection with good signal integrity. If the link state monitor does not recognize sufficient unscrambled idle symbols within 722 us period, the de-scrambler will be forced out of the current state of synchronization and reset in order to re-acquire synchronization.

### **3.2.2.5 Symbol Alignment**

The symbol alignment circuit in the ADM6999/X determines code word alignment by recognizing the /J/K delimiter pair. This circuit operates on unaligned data from the de-scrambler. Once the /J/K symbol pair (11000 10001) is detected, subsequent data is aligned on a fixed boundary.

### **3.2.2.6 Symbol Decoding**

The symbol decoder functions as a look-up table that translates incoming 5B symbols into 4B nibbles as shown in Table 1. The symbol decoder first detects the /J/K symbol pair preceded by idle symbols and replaces the symbol with MAC preamble. All subsequent 5B symbols are converted to the corresponding 4B nibbles for the duration of the entire packet. This conversion ceases upon the detection of the /T/R symbol pair denoting the end of stream delimiter (ESD). The translated data is presented on the internal RXD[3:0] signal lines with RXD[0] represents the least significant bit of the translated nibble.

### **3.2.2.7 Valid Data Signal**

The valid data signal (RXDV) indicates that recovered and decoded nibbles are being presented on the internal RXD[3:0] synchronous to receive clock, RXCLK. RXDV is asserted when the first nibble of translated /J/K is ready for transfer over the internal MII. It remains active until either the /T/R delimiter is recognized, link test indicates failure, or no signal is detected. On any of these conditions, RXDV is de-asserted.

### **3.2.2.8 Receive Errors**

The RXER signal is used to communicate receiver error conditions. While the receiver is in a state of holding RXDV asserted, the RXER will be asserted for each code word that does not map to a valid code-group.

### **3.2.2.9 100Base-X Link Monitor**

The 100Base-X link monitor function allows the receiver to ensure that reliable data is being received. Without reliable data reception, the link monitor will halt both transmit and receive operations until such time that a valid link is detected.

The ADM6999/X performs the link integrity test as outlined in IEEE 100Base-X (Clause 24) link monitor state diagram. The link status is multiplexed with 10Mbps/s link status to form the reportable link status bit in serial management register 1h, and driven to the LNKACT pin.

When persistent signal energy is detected on the network, the logic moves into a Link-Ready state after approximately 500 us, and waits for an enable signal from the auto negotiation module. When received, the link-up state is entered, and the transmission and reception logic blocks become active. Should the auto negotiation be disabled, the link integrity logic moves immediately to the link-up state after entering the link-ready state.

### **3.2.2.10 Carrier Sense**

Carrier sense (CRS) for 100Mbps/s operation is asserted upon the detection of two noncontiguous zeros occurring within any 10-bit boundary of the received data stream.

The carrier sense function is independent of symbol alignment. In switch mode, CRS is asserted during either packet transmission or reception. For repeater mode, CRS is asserted only during packet reception. When the idle

symbol pair is detected in the received data stream, CRS is de-asserted. In repeater mode, CRS is only asserted due to receive activity. CRS is intended to encapsulate RXDV.

### **3.2.2.11 Bad SSD Detection**

A bad start of stream delimiter (Bad SSD) is an error condition that occurs in the 100Base-X receiver if carrier is detected (CRS asserted) and a valid /J/K set of code-group (SSD) is not received.

If this condition is detected, then the ADM6999/X will assert RXER and present RXD[3:0] = 1110 to the internal MII for the cycles that correspond to received 5B code-groups until at least two idle code-groups are detected. Once at least two idle code groups are detected, RXER and CRS become de-asserted.

### **3.2.2.12 Far-End Fault**

Auto negotiation provides a mechanism for transferring information from the Local Station to the link Partner that a remote fault has occurred for 100Base-TX. As auto negotiation is not currently specified for operation over fiber, the far end fault indication function (FEFI) provides this capability for 100Base-FX applications.

A remote fault is an error in the link that one station can detect while the other cannot. An example of this is a disconnected wire at a station's transmitter. This station will be receiving valid data and detect that the link is good via the link integrity monitor, but will not be able to detect that its transmission is not propagating to the other station.

A 100Base-FX station that detects such a remote fault may modify its transmitted idle stream from all ones to a group of 84 ones followed by a single 0. This is referred to as the FEFI idle pattern.

### **3.2.3**

### **3.2.3 100Base-TX Transceiver**

ADM6999/X implements a TP-PMD compliant transceiver for 100Base-TX operation. The differential transmit driver is shared by the 10Base-T and 100Base-TX subsystems. This arrangement results in one device that uses the same external magnetic for both the 10Base-T and the 100Base-TX transmission with simple RC component connections. The individually wave-shaped 10Base-T and 100Base-TX transmit signals are multiplexed in the transmission output driver selection.

#### **3.2.3.1 Transmit Drivers**

The ADM6999/X 100Base-TX transmission driver implements MLT-3 translation and wave-shaping functions. The rise/fall time of the output signal is closely controlled to conform to the target range specified in the ANSI TP-PMD standard.

#### **3.2.3.2 Twisted-Pair Receiver**

For 100Base-TX operation, the incoming signal is detected by the on-chip twisted-pair receiver that consists of a differential line receiver, an adaptive equalizer and a base-line wander compensation circuit.

The ADM6999/X uses an adaptive equalizer that changes filter frequency response in according to cable length. The cable length is estimated based on the incoming signal strength. The equalizer tunes itself automatically for any cable length to compensate for the amplitude and phase distortions incurred from the cable.

### **3.2.4 10Base-T Module**

The 10Base-T Transceiver Module is IEEE 802.3 compliant. It includes the receiver, transmitter, collision, heartbeat, loop back, jabber, wave shaper, and link integrity functions, as defined in the standard. Figure 3 provides an overview for the 10Base-T module.

The ADM6999/X 10Base-T module is comprised of the following functional blocks:

- Manchester encoder and decoder
- Collision detector
- Link test function
- Transmit driver and receiver
- Serial and parallel interface
- Jabber and SQE test functions
- Polarity detection and correction

#### **3.2.4.1 Operation Modes**

The ADM6999/X 10Base-T module is capable of operating in either half-duplex mode or full-duplex mode. In half-duplex mode, the ADM6999/X functions as an IEEE 802.3 compliant transceiver with fully integrated filtering. The COL signal is asserted during collisions or jabber events, and the CRS signal is asserted during transmit and receive. In full duplex mode the ADM6999/X can simultaneously transmit and receive data.

#### **3.2.4.2 Manchester Encoder/Decoder**

Data encoding and transmission begins when the transmission enable input (TXEN) goes high and continues as long as the transceiver is in good link state. Transmission ends when the transmission enable input goes low. The last transition occurs at the center of the bit cell if the last bit is a 1, or at the boundary of the bit cell if the last bit is 0. Decoding is accomplished by a differential input receiver circuit and a phase-locked loop that separates the Manchester-encoded data stream into clock signals and NRZ data. The decoder detects the end of a frame when no more mid bit transitions are detected. Within one and half bit times after the last bit, carrier sense is de-asserted.

#### **3.2.4.3 Transmit Driver and Receiver**

The ADM6999/X integrates all the required signal conditioning functions in its 10Base-T block such that external filters are not required. Only one isolation transformer and impedance matching resistors are needed for the 10Base-T transmit and receive interface. The internal transmit filtering ensures that all the harmonics in the transmission signal are attenuated properly.

#### **3.2.4.4 Smart Squelch**

The smart squelch circuit is responsible for determining when valid data is present on the differential receive. The ADM6999/X implements an intelligent receive squelch on the RXP/RXN differential inputs to ensure that impulse noise on the receive inputs will not be mistaken for a valid signal. The squelch circuitry employs a combination of amplitude and timing measurements (as specified in the IEEE 802.3 10Base-T standard) to determine the validity of data on the twisted-pair inputs.

The signal at the start of the packet is checked by the analog squelch circuit and any pulses not exceeding the squelch level (either positive or negative, depending upon polarity) will be rejected. Once this first squelch level is overcome correctly, the opposite squelch level must then be exceeded within 150ns. Finally, the signal must exceed the original squelch level within an additional 150ns to ensure that the input waveform will not be rejected. Only after all these conditions have been satisfied a control signal will be generated to indicate to the remainder of the circuitry that valid data is present.

Valid data is considered to be present until the squelch level has not been generated for a time longer than 200 ns, indicating end of packet. Once good data has been detected, the squelch levels are reduced to minimize the effect of noise, causing premature end-of-packet detection. The receive squelch threshold level can be lowered for use in longer cable applications. This is achieved by setting bit 10 of register address 11h.

### **3.2.5 Carrier Sense**

Carrier Sense (CRS) is asserted due to receive activity once valid data is detected via the smart squelch function. For 10 Mbits/s half duplex operation, CRS is asserted during either packet transmission or reception. For 10 Mbits/s full duplex and repeater mode operations, the CRS is asserted only due to receive activity.

### **3.2.6 Jabber Function**

The jabber function monitors the ADM6999/X output and disables the transmitter if it attempts to transmit a longer sized packet than legal. If TXEN is high for greater than 24ms, the 10Base-T transmitter will be disabled. Once disabled by the jabber function, the transmitter stays disabled for the entire time that the TXEN signal is asserted. This signal has to be de-asserted for approximately 256 ms (The un-jab time) before the jabber function re-enables the transmit outputs. The jabber function can be disabled by programming bit 4 of register address 10h to high.

### **3.2.7 Link Test Function**

A link pulse is used to check the integrity of the connection with the remote end. If valid link pulses are not received, the link detector disables the 10Base-T twisted-pair transmitter, receiver, and collision detection functions.

The link pulse generator produces pulses as defined in IEEE 802.3 10Base-T standard. Each link pulse is nominally 100ns in duration and is transmitted every 16 ms, in the absence of transmit data.

### **3.2.8 Automatic Link Polarity Detection**

ADM6999/X's 10Base-T transceiver module incorporates an "automatic link polarity detection circuit". The inverted polarity is determined when seven consecutive link pulses of inverted polarity or three consecutive packets are received with inverted end-of-packet pulses. If the input polarity is reversed, the error condition will be automatically corrected and reported in bit 5 of register 10h.

### **3.2.9 Clock Synthesizer**

The ADM6999/X implements a clock synthesizer that generates all the reference clocks needed from a single external frequency source. The clock source must be a TTL level signal at 25 MHz +/- 50ppm

### **3.2.10 Auto Negotiation**

The Auto Negotiation function provides a mechanism for exchanging configuration information between two ends of a link segment and automatically selecting the highest performance mode of operation supported by both devices. Fast Link Pulse (FLP) Bursts provide the signaling used to communicate auto negotiation abilities between two devices at each end of a link segment. For further details regarding auto negotiation, refer to Clause 28 of the IEEE 802.3u specification. The ADM6999/X supports four different Ethernet protocols, so the inclusion of auto negotiation ensures that the highest performance protocol will be selected based on the ability of the link partner.

Highest priority relative to the following list.

1. 100Base-TX full duplex (highest priority)
2. 100Base-TX half duplex
3. 10Base-T full duplex
4. 10Base-T half duplex (lowest priority)

## **3.3 Memory Block Description**

ADM6999/X build in 768K bits memory inside. Memory buffer is divided in two blocks. One is MAC addressing table and another one is data buffer.

MAC address Learning Table size is 2048 entry with each entry occupies eight bytes length. These eight bytes data include 6 bytes source address, VLAN information, Port information and Aging counter.

Data buffer is divided to 512 bytes/block. ADM6999/X buffer management is per port fixed block number and all port share one global buffer. This architecture can get better memory utilization and network balance on different speed and duplex test condition.

Received packets will be separated in several 512 bytes/block and chain together. If the packet size is more than 512 bytes then ADM6999/X will chain two or more blocks to store receiving packet.

### 3.4 Switch Functional Description

The ADM6999/X uses a “store & forward” switching approach for the following reasons:

Store & forward switches allow switching between different speed media (e.g. 10BaseX and 100BaseX). Such switches require the large elastic buffer especially bridging between a server on a 100Mbps network and clients on a 10Mbps segment.

Store & forward switches improve overall network performance by acting as a “network cache”

Store & forward switches prevent the forwarding of corrupted packets by the frame check sequence (FCS) before forwarding to the destination port.

#### 3.4.1 Basic Operation

The ADM6999/X receives incoming packets from one of its ports, searches in the Address Table for the Destination MAC Address and then forwards the packet to the other port within same VLAN group, if appropriate. If the destination address is not found in the address table, the ADM6999/X treats the packet as a broadcast packet and forwards the packet to the other ports which are in the same VLAN group.

The ADM6999/X automatically learns the port number of attached network devices by examining the Source MAC Address of all incoming packets at wire speed. If the Source Address is not found in the Address Table, the device adds it to the table.

##### 3.4.1.1 Address Learning

The ADM6999/X uses a hash algorithm to learn the MAC address and can learn up to 2K MAC addresses. An Address is stored in the Address Table. The ADM6999/X searches for the Source Address (SA) of an incoming packet in the Address Table and acts as below:

If the SA was not found in the Address Table (a new address), the ADM6999/X waits until the end of the packet (non-error packet) and updates the Address Table. If the SA was found in the Address Table, then aging value of each corresponding entry will be reset to 0.

When the DA is PAUSE command, then the learning process will be disabled automatically by ADM6999/X.

##### 3.4.1.2 Address Recognition and Packet Forwarding

The ADM6999/X forwards the incoming packets between bridged ports according to the Destination Address (DA) as below. All the packet forwarding will check VLAN first. Forwarding port must be the same VLAN with source port.

1. If the DA is an UNICAST address and the address was found in the Address Table, the ADM6999/X will check the port number and acts as follows:
  - a) If the port number is equal to the port on which the packet was received, the packet is discarded.
  - b) If the port number is different, the packet is forwarded across the bridge.
2. If the DA is an UNICAST address and the address was not found, the ADM6999/X treats it as a multicast packet and forwards across the bridge.
3. If the DA is a Multicast address, the packet is forwarded across the bridge.
4. If the DA is PAUSE Command (01-80-C2-00-00-01), then this packet will be dropped by ADM6999/X. ADM6999/X can issue and learn PAUSE command.

5. ADM6999/X will forward the packet with DA of (01-80-C2-00-00-00), filter out the packet with DA of (01-80-C2-00-00-01), and forward the packet with DA of (01-80-C2-00-00-02 ~ 01-80-C2-00-00-0F)

### **3.4.1.3 Address Aging**

Address aging is supported for topology changes such as an address moving from one port to the other. When this happens, the ADM6999/X internally has a 300 seconds timer and will age out (remove) the address from the address table. Aging function can be enabled/disabled by user. Normally, disabling aging function is for security purpose.

### **3.4.1.4 Back off Algorithm**

The ADM6999/X implements the truncated exponential back off algorithm compliant to the IEEE802.3 CSMA/CD standard. ADM6999/X will restart the back off algorithm by choosing 0-9 collision counts. The ADM6999/X resets the collision counter after 16 consecutive retransmit trials.

### **3.4.1.5 Inter-Packet Gap (IPG)**

IPG is the idle time between any two successive packets from the same port. The typical number is 96 bits time. The value is 9.6us for 10Mbps ETHERNET, 960ns for 100Mbps fast ETHERNET. ADM6999/X provides option of 92 bit gap in EEPROM to prevent packet lost when turn off Flow Control and clock P.P.M. value difference.

### **3.4.1.6 Illegal Frames**

The ADM6999/X will discard all illegal frames such as small packets (less than 64 bytes), oversized packets (greater than 1518 or 1522 bytes) and bad CRC. Dribbling packet with good CRC value will be accepted by ADM6999/X. In case of bypass mode being enabled, ADM6999/X will support tagged and untagged packets with size up to 1522 bytes. In case of non-bypass mode, ADM6999/X will support tagged packets up to 1526bytes, untagged packets up to 1522bytes.

### **3.4.1.7 Half Duplex Flow Control**

Back Pressure function is supported for half-duplex operation. When the ADM6999/X cannot allocate a receive buffer for an incoming packet (buffer full), the device will transmit a jam pattern on the port, thus forcing a collision. Back Pressure is enabled by the BPEN set during RESET asserting. An Infineon-ADMtek Co Ltd proprietary algorithm is implemented inside the ADM6999/X to prevent back pressure function cause HUB partitioned under heavy traffic environment and reduce the packet lost rate to increase the whole system performance.

### **3.4.1.8 Full Duplex Flow Control**

When full duplex port run out of its receive buffer, a PAUSE packet command will be issued by ADM6999/X to notice the packet sender and to pause transmission. This frame based flow control is totally compliant to IEEE 802.3x. ADM6999/X can issue or receive pause packet.

### **3.4.1.9 Broadcast Storm Filter**

If Broadcast Storming filter is enable, the broadcast packets over the rising threshold within 50 ms will be discarded by the threshold setting. See EEPROM Reg.10h.

Broadcast storm mode after initial:

Time interval: 50 ms

The max. packet number = 7490 in 100Base, 749 in 10Base

**Per Port Rising Threshold**

|               | 00      | 01  | 10  | 11  |
|---------------|---------|-----|-----|-----|
| All 100TX     | Disable | 10% | 20% | 40% |
| Not All 100TX | Disable | 1%  | 2%  | 4%  |

**Per Port Falling Threshold**

|               | 00      | 01   | 10  | 11  |
|---------------|---------|------|-----|-----|
| All 100TX     | Disable | 5%   | 10% | 20% |
| Not All 100TX | Disable | 0.5% | 1%  | 2%  |

### 3.4.2 Auto TP MDIX Function

In normal application which Switch connects to NIC card is by using one by one TP cable. If Switch connects other devices such as another Switch must be by two ways. The first way is to use the Cross Over TP cable. The second way it is to use extra RJ45 with internal TX+- and RX+- signal crossover. By second way customer can use one by one cable to connect two Switch devices. All these efforts need extra costs and are not a good solution. ADM6999/X provides Auto MDIX function which can adjust TX+- and RX+- at correct pin. Users can use one by one cable between ADM6999/X and other device. This function can be Enabled/Disabled by hardware pin and EEPROM configuration register 0x01h~0x09h bit 15. If hardware pin sets all ports at Auto MDIX mode then EEPROM setting is useless. If hardware pin sets all ports at non Auto MDIX mode then EEPROM can set each port's Auto MDIX function to be enabled or disabled.

### 3.4.3 Port Locking

Port locking function will provide customer a simple way to limit per port user number to one. If this function is turned on then ADM6999/X will lock first MAC address in learning table. This locked MAC address will never be aged out unless Reset signal. Other MAC address that is not same as locked one will be dropped. ADM6999/X provides one MAC address per port. This function is per port setting. When turn on Port Locking function, recommend customer turn off aging function. See EEPROM register 0x12h bit 0~8.

### 3.4.4 VLAN Setting & Tag/Untag & Port-base VLAN

ADM6999/X supports bypass mode and untagged port as default setting while the chip is power-on. Thus, every packet with or without tag will be forwarding to the destination port without any modification by ADM6999/X. Meanwhile port-base VLAN could be enabled according to the PVID value (user define 4bits to map 16 groups written at register 13 to register 22) of the configuration content of each port.

ADM6999/X also supports 16 802.1Q VLAN groups. In VLAN four bytes tag include twelve VLAN ID. ADM6999/X learns user to define four bits of VID. If user need to use this function, two EEPROM registers are needed to be programmed first:

- Port VID number at EEPROM register 0x01h~0x09h bit 13~10, register 0x28h~0x2bh and register 0x2ch bit 7~0: ADM6999/X will check coming packet. If coming packet is a non VLAN packet then ADM6999/X will use PVID as VLAN group reference. ADM6999/X will use packet's VLAN value when receive tagged packet.
- VLAN Group Mapping Register. EEPROM register 013h~022h define VLAN grouping value. User use these register to define VLAN group.

User can define each port as Tagged port or Untagged port by Configuration register Bit 4. The operation of packet between Tagged port and Untagged port can be explained by following example:

**Example1: Port receives Untagged packet and send to Untagged port**

---

**DescriptionsSwitch Functional Description**

ADM6999/X will check the port's user defined four bits of VLAN ID first then check VLAN group register. If the destination port is the same VLAN as the receiving port then this packet will forward to destination port without any change. If destination port is not the same VLAN as the receiving port then this packet will be dropped.

**Example2: Port receives Untagged packet and send to Tagged port**

ADM6999/X will check the port's user defined four bits of VLAN ID first then check VLAN group register. If the destination port is the same VLAN as the receiving port then this packet will forward to destination port with four byte VLAN Tag and new CRC. If destination port is not the same VLAN as the receiving port then this packet will be dropped.

**Example3: Port receives Tag packet and send to Untag port**

ADM6999/X will check the packet VLAN ID first then check VLAN group register. If the destination port is the same VLAN as the receiving port then this packet will forward to destination port after removing four bytes with new CRC error. If the destination port is not the same VLAN as the receiving port then this packet will be dropped.

**Example4: Port receives Tag packet and send to Tag port**

ADM6999/X will check the user define packet VLAN ID first then check VLAN group register. If the destination port is the same VLAN as the receiving port then this packet will forward to destination port without any change. If the destination port is not the same VLAN as the receiving port then this packet will be dropped.

### 3.4.5 Priority Setting

It is a trend that data, voice and video will be put on networking, Switch not only deals data packets but also provides services of multimedia data. ADM6999/X provides two priority queues on each port with N:1 rate. See EEPROM Reg. 0x10h.

This priority function can set three ways as below:

- By Port Base: Set specific port at specific queue. ADM6999/X only checks the port priority and does not check the packet's content VLAN and TOS at bypass mode.
- By VLAN first: ADM6999/X checks VLAN three priority bit first then IP TOS priority bits. Chip must be set at Tagged mode.
- By IP TOS first: ADM6999/X checks IP TOS three priority bit first then VLAN three priority bits. Chip must be set at Tagged mode.


If port is set at VLAN/TOS priority but receiving packet without VLAN or TOS information then port base priority will be used.

### 3.4.6 LED Display

#### 3.4.6.1 LED Display Mode


Three LEDs per port are provided by ADM6999/X. Link/Act, Duplex/Col & Speed are three LED displays of ADM6999/X. Dual color LED mode is also supported by ADM6999/X. For an easy production purpose ADM6999/X will send a test signal to each LED at power on reset stage. EEPROM register 0x12h defines LED configuration table.

ADM6999/X LED is an active Low signal. Dupcol0 & Dupcol1 will check external signal at Reset time. If external signal adds pull high then LED will active Low. If external signal adds pull down register then LED will drive high.


**Figure 4 LED Display Mode**

### 3.4.6.2 LED Display Interface

The ADM6999/X provides three different interfaces to drive the status to the LEDs. Each interface supports visibility of per port's speed, combined transmit and receive activity and duplex collision status. Different interfaces and color modes are applied according to LEDMODE pin and the configuration of the ADM6999/X latched during the power on reset. Refer to Table 1.3 for an illustration.


**Figure 1.2**
**Figure 5 LED Display Interface**

**Table 3 LED Corresponding Interface**

| Configuration |                      | LEDMODE                          | Interface utilized                                                                         |
|---------------|----------------------|----------------------------------|--------------------------------------------------------------------------------------------|
| ADM6999/X     | 8+1MII               | 1: dual color<br>0: single color | Serial Interface. Totally two pins, LEDCLK, and LEDDATA are used to output the LED status. |
| ADM6999/X     | 8+1 GPSI<br>8+1 RMII | 1: dual color<br>0: single color | Parallel Interface. Three pins per port are used to output the LED status types.           |

### 3.4.6.2.1 Parallel LED Interface

Three pins per port are used to drive LEDs: I Link/Act, Duplex/Col & Speed. The color mode is controlled by the LEDMODE pin.

### 3.4.6.2.2 Serial LED Interface

A two pins interface, LEDDATA and LEDCLK, provides external shift register to capture the LED status indicated by the ADM6999/X. The status is encapsulated within the shift sequence, which is a consecutive stream of 8-bit status words. The first word is the DUPCOL status, the second is the speed status, and the last is the LNKACT status. Each word contains 8 bits and each bit corresponds to each port of the designated LED status. The designated LED status is sent first followed by port 1 then port 2, etc. The shift sequence is repeated every 40 ms and each bit last 640ns. Figure 1.2 shows the external circuit.


## 3.4.7 MII Connection with CPU

ADM6999/X supports MAC Mode MII. MAC mode MII can directly be connected with PHY. If user wants to connect ADM6999/X with CPU, user must reserve signal as below and set chip at 100M Full Duplex. ADM6999/X will drive 25M clock for MII interface. There is no extra logic at 100M Full Duplex connection.

Below connection is set CPU & Switch MII port at 100M Full Duplex. If user wants to set port at half duplex then COL signal needs to take care as:

COL = TXEN & RXDV. Select one chip TXEN and RXDV to create COL signal.

Some CPU supports reverse MII. It means CPU's MII can be set at MAC mode or PHY mode. User must check this point before connect ADM6999/X to CPU MAC port.


**Figure 6 The MII Connection with CPU**

### **3.5 EEPROM Content**

EEPROM provides ADM6999/X many options setting such as:

- Port Configuration: Speed, Duplex, Flow Control Capability and Tag/Untag
- VLAN & TOS Priority Mapping
- Broadcast Storming rate and Trunk
- Fiber Select, Auto MDIX select
- VLAN Mapping
- Per Port Buffer number

### 3.5.1 EEPROM Registers

**Table 4 Registers Address SpaceRegisters Address Space**

| Module | Base Address    | End Address     | Note |
|--------|-----------------|-----------------|------|
| EEPROM | 00 <sub>H</sub> | 2C <sub>H</sub> |      |

**Table 5 Registers Overview**

| Register Short Name     | Register Long Name                            | Offset Address  | Page Number |
|-------------------------|-----------------------------------------------|-----------------|-------------|
| <b>SR</b>               | Signature Register                            | 00 <sub>H</sub> | <b>38</b>   |
| <b>PCR_0</b>            | Port Configuration Register 0                 | 01 <sub>H</sub> | <b>39</b>   |
| PCR_1                   | Port 1 Configuration Register                 | 02 <sub>H</sub> | <b>40</b>   |
| PCR_2                   | Port 2 Configuration Register                 | 03 <sub>H</sub> | <b>40</b>   |
| PCR_3                   | Port 3 Configuration Register                 | 04 <sub>H</sub> | <b>40</b>   |
| PCR_4                   | Port 4 Configuration Register                 | 05 <sub>H</sub> | <b>40</b>   |
| PCR_5                   | Port 5 Configuration Register                 | 06 <sub>H</sub> | <b>40</b>   |
| PCR_6                   | Port 6 Configuration Register                 | 07 <sub>H</sub> | <b>40</b>   |
| PCR_7                   | Port 7 Configuration Register                 | 08 <sub>H</sub> | <b>40</b>   |
| PCR_8                   | Port 8 Configuration Register                 | 09 <sub>H</sub> | <b>40</b>   |
| <b>VID01_OR</b>         | VID 0, 1 Option Register                      | 0A <sub>H</sub> | <b>41</b>   |
| <b>CR</b>               | Configuration Register                        | 0B <sub>H</sub> | <b>42</b>   |
| <b>VLAN_PMR</b>         | VLAN Priority Map Register                    | 0E <sub>H</sub> | <b>43</b>   |
| <b>TOS_PMR</b>          | TOS Priority Map Register                     | 0F <sub>H</sub> | <b>44</b>   |
| <b>MCR_0</b>            | Miscellaneous Configuration Register 0        | 10 <sub>H</sub> | <b>46</b>   |
| <b>VLAN_MSR</b>         | VLAN Mode Select Register                     | 11 <sub>H</sub> | <b>48</b>   |
| <b>MCR_2</b>            | Miscellaneous Configuration Register 2        | 12 <sub>H</sub> | <b>51</b>   |
| <b>VLAN_MTR_0</b>       | VLAN Mapping Table Register 0                 | 13 <sub>H</sub> | <b>52</b>   |
| <b>VLAN_MTR</b>         | VLAN Mapping Table Registers                  | 13 <sub>H</sub> | <b>52</b>   |
| <b>PBTCCR_P01</b>       | Port Buffer Threshold Control Reg. P0, P1     | 23 <sub>H</sub> | <b>54</b>   |
| <b>PBTCCR_P23</b>       | Port Buffer Threshold Control Reg. P2, P3     | 24 <sub>H</sub> | <b>54</b>   |
| <b>PBTCCR_P45</b>       | Port Buffer Threshold Control Reg. P4, P5     | 25 <sub>H</sub> | <b>55</b>   |
| <b>PBTCCR_P67</b>       | Port Buffer Threshold Control Reg. P6, P7     | 26 <sub>H</sub> | <b>55</b>   |
| <b>TBTCCR</b>           | Total Buffer Threshold Control Register       | 27 <sub>H</sub> | <b>56</b>   |
| <b>PVID11_4_CR_P01</b>  | Port0, 1 PVID bit11~4 Configuration Register  | 28 <sub>H</sub> | <b>57</b>   |
| <b>PVID11_4_CR_P23</b>  | Port2, 3 PVID bit11~4 Configuration Register  | 29 <sub>H</sub> | <b>58</b>   |
| <b>PVID11_4_CR_P45</b>  | Port4, 5 PVID bit 11~4 Configuration Register | 2A <sub>H</sub> | <b>59</b>   |
| <b>PVID11_4_CR_P67</b>  | Port6, 7 PVID bit 11~4 Configuration Register | 2B <sub>H</sub> | <b>60</b>   |
| <b>PVID11_4_VLAN_CR</b> | P8 PVID bit 11~4/VLAN Group Shift Bits Conf.  | 2C <sub>H</sub> | <b>60</b>   |

The register is addressed wordwise.

**Table 6 Register Access Types**

| Mode                          | Symbol | Description HW                                                                                                  | Description SW                                                                                                                                                        |
|-------------------------------|--------|-----------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| read/write                    | rw     | Register is used as input for the HW                                                                            | Register is readable and writable by SW                                                                                                                               |
| read                          | r      | Register is written by HW (register between input and output -> one cycle delay)                                | Value written by software is ignored by hardware; that is, software may write any value to this field without affecting hardware behavior (= Target for development.) |
| Read only                     | ro     | Register is set by HW (register between input and output -> one cycle delay)                                    | SW can only read this register                                                                                                                                        |
| Read virtual                  | rv     | Physically, there is no new register, the input of the signal is connected directly to the address multiplexer. | SW can only read this register                                                                                                                                        |
| Latch high, self clearing     | lhsc   | Latches high signal at high level, clear on read                                                                | SW can read the register                                                                                                                                              |
| Latch low, self clearing      | llsc   | Latches high signal at low-level, clear on read                                                                 | SW can read the register                                                                                                                                              |
| Latch high, mask clearing     | lhmk   | Latches high signal at high level, register cleared with written mask                                           | SW can read the register, with write mask the register can be cleared (1 clears)                                                                                      |
| Latch low, mask clearing      | llmk   | Latches high signal at low-level, register cleared on read                                                      | SW can read the register, with write mask the register can be cleared (1 clears)                                                                                      |
| Interrupt high, self clearing | ihsc   | Differentiates the input signal (low->high) register cleared on read                                            | SW can read the register                                                                                                                                              |
| Interrupt low, self clearing  | ilsc   | Differentiates the input signal (high->low) register cleared on read                                            | SW can read the register                                                                                                                                              |
| Interrupt high, mask clearing | ihmk   | Differentiates the input signal (high->low) register cleared with written mask                                  | SW can read the register, with write mask the register can be cleared                                                                                                 |
| Interrupt low, mask clearing  | ilmk   | Differentiates the input signal (low->high) register cleared with written mask                                  | SW can read the register, with write mask the register can be cleared                                                                                                 |
| Interrupt enable register     | ien    | Enables the interrupt source for interrupt generation                                                           | SW can read and write this register                                                                                                                                   |
| latch_on_reset                | lor    | rw register, value is latched after first clock cycle after reset                                               | Register is readable and writable by SW                                                                                                                               |
| Read/write self clearing      | rwsc   | Register is used as input for the hw, the register will be cleared due to a HW mechanism.                       | Writing to the register generates a strobe signal for the HW (1 pdi clock cycle)<br>Register is readable and writable by SW.                                          |

**Table 7 Registers Clock DomainsRegisters Clock Domains**

| Clock Short Name | Description |
|------------------|-------------|
|                  |             |

### 3.5.1.1 EEPROM Registers Description

**Signature Register**

ADM6999/X will check register 0 value before read all EEPROM content. If this value does not match with 0x4154h then other values in EEPROM will be useless. ADM6999/X will use internal default value. User can not write Signature register when programming ADM6999/X internal register.

| SR                 | Offset          | Reset Value       |
|--------------------|-----------------|-------------------|
| Signature Register | 00 <sub>H</sub> | 4154 <sub>H</sub> |

|           |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|-----------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 15        | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Signature |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| ro        |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

| Field     | Bits | Type | Description                                                             |
|-----------|------|------|-------------------------------------------------------------------------|
| Signature | 15:0 | ro   | Signature<br>4154 <sub>H</sub> , must be the value of 4154 <sub>H</sub> |

**Configuration Registers**

Register 0x09h bit5 is not effective on disable port. User can disable port by VLAN.

**PCR\_0** **Offset**  
**Port Configuration Register 0** **01<sub>H</sub>** **Reset Value**  
**040F<sub>H</sub>**

|            |           |    |    |           |    |   |             |           |            |           |           |           |           |           |           |
|------------|-----------|----|----|-----------|----|---|-------------|-----------|------------|-----------|-----------|-----------|-----------|-----------|-----------|
| 15         | 14        | 13 | 12 | 11        | 10 | 9 | 8           | 7         | 6          | 5         | 4         | 3         | 2         | 1         | 0         |
| <b>ANE</b> | <b>SI</b> |    |    | <b>ID</b> |    |   | <b>PBPN</b> | <b>EN</b> | <b>TOS</b> | <b>PD</b> | <b>TP</b> | <b>DC</b> | <b>SC</b> | <b>AN</b> | <b>FC</b> |
| rw         | rw        |    |    | rw        |    |   | rw          | rw        | rw         | rw        | rw        | rw        | rw        | rw        | rw        |

| Field | Bits  | Type | Description                                                                                                                                                                                                                                                                                                                                                                                            |
|-------|-------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ANE   | 15    | rw   | <b>Auto MDIX Enable</b><br>Hardware Reset latch value EECK can set global Auto MDIX function. If hardware pin set all port at Auto MDIX then this bit is useless. If hardware pin set chip at non Auto MDIX then this bit can set each port at Auto MDIX.<br>0 <sub>B</sub> <b>D</b> , disable, default<br>1 <sub>B</sub> <b>E</b> , enable                                                            |
| SI    | 14    | rw   | <b>Select FX Interface</b><br>Port7 TX/FX can be set by hardware Reset latch value P7FX. If hardware pin set Port7 as FX then this bit is useless. If hardware pin set Port7 as TX then this pin can set Port7 as FX or TX.<br>0 <sub>B</sub> <b>TP</b> , TP mode, default<br>1 <sub>B</sub> <b>FX</b> , FX mode                                                                                       |
| ID    | 13:10 | rw   | <b>Port VLAN ID</b><br>Check Register 0x28h~0x2ch for other PVID[11:4]. Default 1.                                                                                                                                                                                                                                                                                                                     |
| PBPN  | 9:8   | rw   | <b>Port Base Priority Number</b><br>From 1~0 mapping to Q1~Q0. Default 0.                                                                                                                                                                                                                                                                                                                              |
| EN    | 7     | rw   | <b>Enable Port Based Priority</b><br>If this bit turns on then ADM6999/X will not check TOS or VLAN as priority reference. ADM6999/X will check port base priority only. ADM6999/X default is bypass mode which checks port base priority only. If user wants to check VLAN tag priority then he must set chip at Tag mode. See 0x11h.<br>0 <sub>B</sub> , Disable, default<br>1 <sub>B</sub> , Enable |
| TOS   | 6     | rw   | <b>TOS Over VLAN Priority</b><br>Define ADM6999/X priority source when VLAN & TOS existed in the packet.<br>0 <sub>B</sub> , VLAN priority level higher than TOS, default<br>1 <sub>B</sub> , TOS priority level higher than VLAN                                                                                                                                                                      |
| PD    | 5     | rw   | <b>Port Disable</b><br>Does not include the Ninth port. The Ninth port disable can be done by VLAN separation.<br>0 <sub>B</sub> , enable port, default<br>1 <sub>B</sub> , disable port                                                                                                                                                                                                               |

| Field | Bits | Type | Description                                                                                               |
|-------|------|------|-----------------------------------------------------------------------------------------------------------|
| TP    | 4    | rw   | <b>VLAN Tag Port</b><br>0 <sub>B</sub> , Untagged port, default<br>1 <sub>B</sub> , Tagged port           |
| DC    | 3    | rw   | <b>Duplex Capability</b><br>0 <sub>B</sub> , Half Duplex<br>1 <sub>B</sub> , Full Duplex, default         |
| SC    | 2    | rw   | <b>Speed Capability</b><br>0 <sub>B</sub> , 10M<br>1 <sub>B</sub> , 100M, default                         |
| AN    | 1    | rw   | <b>Auto Negotiation Capability Enable</b><br>0 <sub>B</sub> , disable<br>1 <sub>B</sub> , enable, default |
| FC    | 0    | rw   | <b>802.3X Flow Control Capability</b><br>0 <sub>B</sub> , disable<br>1 <sub>B</sub> , enable, default     |

All configuration registers have the same structure and characteristics, see [PCR\\_0](#).

The offset addresses of the other configuration registers are listed in [Table 8](#).

**Table 8 Configuration Registers**

| Register Short Name | Register Long Name            | Offset Address  | Page Number |
|---------------------|-------------------------------|-----------------|-------------|
| PCR_1               | Port 1 Configuration Register | 02 <sub>H</sub> |             |
| PCR_2               | Port 2 Configuration Register | 03 <sub>H</sub> |             |
| PCR_3               | Port 3 Configuration Register | 04 <sub>H</sub> |             |
| PCR_4               | Port 4 Configuration Register | 05 <sub>H</sub> |             |
| PCR_5               | Port 5 Configuration Register | 06 <sub>H</sub> |             |
| PCR_6               | Port 6 Configuration Register | 07 <sub>H</sub> |             |
| PCR_7               | Port 7 Configuration Register | 08 <sub>H</sub> |             |
| PCR_8               | Port 8 Configuration Register | 09 <sub>H</sub> |             |

**VID 0, 1 Option Register**

Bit 9: Replaced VID 0, 1. 1/ADM6999/X will replace packet VID by PVID when coming packet's VID = 0 or 1, 0/ADM6999/X will not replace packet's VID 0 & 1.

|                                 |                       |                         |
|---------------------------------|-----------------------|-------------------------|
| <b>VID01_OR</b>                 | <b>Offset</b>         | <b>Reset Value</b>      |
| <b>VID 0, 1 Option Register</b> | <b>0A<sub>H</sub></b> | <b>5920<sub>H</sub></b> |

|     |    |    |    |    |    |    |     |     |   |   |   |   |   |   |   |
|-----|----|----|----|----|----|----|-----|-----|---|---|---|---|---|---|---|
| 15  | 14 | 13 | 12 | 11 | 10 | 9  | 8   | 7   | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Res |    |    |    |    |    | RP | Res | Res |   |   |   |   |   |   |   |
| ro  |    |    |    |    |    | ?? | ro  | ro  |   |   |   |   |   |   |   |

| Field | Bits  | Type | Description                                                                                             |
|-------|-------|------|---------------------------------------------------------------------------------------------------------|
| Res   | 15:10 | ro   | <b>Reserved</b><br>010110 <sub>B</sub> , default                                                        |
| RP    | 9     | rw   | <b>Replaced Packet VID 0, 1 by PVID</b><br>0 <sub>B</sub> , disable, default<br>1 <sub>B</sub> , enable |
| Res   | 8     | ro   | <b>Reserved</b><br>1 <sub>B</sub> , default                                                             |
| Res   | 7:0   | ro   | <b>Reserved</b><br>20 <sub>H</sub> , default                                                            |

**Configuration Register**

|                               |                       |                         |
|-------------------------------|-----------------------|-------------------------|
| <b>CR</b>                     | <b>Offset</b>         | <b>Reset Value</b>      |
| <b>Configuration Register</b> | <b>0B<sub>H</sub></b> | <b>8000<sub>H</sub></b> |

|           |     |     |    |    |     |   |   |           |           |     |   |   |     |   |   |
|-----------|-----|-----|----|----|-----|---|---|-----------|-----------|-----|---|---|-----|---|---|
| 15        | 14  | 13  | 12 | 11 | 10  | 9 | 8 | 7         | 6         | 5   | 4 | 3 | 2   | 1 | 0 |
| <b>FE</b> | Res | Res |    |    | Res |   |   | <b>ET</b> | <b>EL</b> | Res |   |   | Res |   |   |
| ??        | ro  | ro  |    |    | ro  |   |   | ??        | ??        | ro  |   |   | ro  |   |   |

| Field | Bits | Type | Description                                                                                                                                                                                                                                                                                     |
|-------|------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| FE    | 15   | rw   | <b>Disable Far_End_Fault Detection</b><br>ADM6999/X will not recognize Far_End_Fault when turn on this bit.<br>0 <sub>B</sub> , enable<br>1 <sub>B</sub> , disable, default                                                                                                                     |
| Res   | 14   | ro   | <b>Reserved</b><br>0 <sub>B</sub> , default                                                                                                                                                                                                                                                     |
| Res   | 13   | ro   | <b>Reserved</b><br>0 <sub>B</sub> , default                                                                                                                                                                                                                                                     |
| Res   | 12:8 | ro   | <b>Reserved</b><br>00000 <sub>B</sub> , default                                                                                                                                                                                                                                                 |
| ET    | 7    | rw   | <b>Enable Trunk</b><br>0 <sub>B</sub> , Disable, default<br>1 <sub>B</sub> , enable Port6, 7 as Trunk port                                                                                                                                                                                      |
| EL    | 6    | rw   | <b>Enable IPG Leveling</b><br>1/92 bit. 0/96 bit. When this bit is enable ADM6999/X will transmit packet out at 96 bit or 92 bit to clean buffer. If user disables this function then ADM6999/X will transmit packet at 96 bit.<br>0 <sub>B</sub> , Disable, default<br>1 <sub>B</sub> , Enable |
| Res   | 5    | ro   | <b>Reserved</b><br>0 <sub>B</sub> , default                                                                                                                                                                                                                                                     |
| Res   | 4:0  | ro   | <b>Reserved</b><br>00000 <sub>B</sub> , default                                                                                                                                                                                                                                                 |

**VLAN Priority Map Register**

|                                   |                       |                         |
|-----------------------------------|-----------------------|-------------------------|
| <b>VLAN_PMR</b>                   | <b>Offset</b>         | <b>Reset Value</b>      |
| <b>VLAN Priority Map Register</b> | <b>0E<sub>H</sub></b> | <b>5500<sub>H</sub></b> |

|           |    |           |    |           |    |           |   |           |   |           |   |           |   |           |   |
|-----------|----|-----------|----|-----------|----|-----------|---|-----------|---|-----------|---|-----------|---|-----------|---|
| 15        | 14 | 13        | 12 | 11        | 10 | 9         | 8 | 7         | 6 | 5         | 4 | 3         | 2 | 1         | 0 |
| <b>V7</b> |    | <b>V6</b> |    | <b>V5</b> |    | <b>V4</b> |   | <b>V3</b> |   | <b>V2</b> |   | <b>V1</b> |   | <b>V0</b> |   |
| ??        |    | ??        |    | ??        |    | ??        |   | ??        |   | ??        |   | ??        |   | ??        |   |

| Field | Bits  | Type | Description                                                               |
|-------|-------|------|---------------------------------------------------------------------------|
| V7    | 15:14 | rw   | <b>Mapped Priority of Tag Value (VLAN) 7</b><br>01 <sub>B</sub> , default |
| V6    | 13:12 | rw   | <b>Mapped Priority of Tag Value (VLAN) 6</b><br>01 <sub>B</sub> , default |
| V5    | 11:10 | rw   | <b>Mapped Priority of Tag Value (VLAN) 5</b><br>01 <sub>B</sub> , default |
| V4    | 9:8   | rw   | <b>Mapped Priority of Tag Value (VLAN) 4</b><br>01 <sub>B</sub> , default |
| V3    | 7:6   | rw   | <b>Mapped Priority of Tag Value (VLAN) 3</b><br>00 <sub>B</sub> , default |
| V2    | 5:4   | rw   | <b>Mapped Priority of Tag Value (VLAN) 2</b><br>00 <sub>B</sub> , default |
| V1    | 3:2   | rw   | <b>Mapped Priority of Tag Value (VLAN) 1</b><br>00 <sub>B</sub> , default |
| V0    | 1:0   | rw   | <b>Mapped Priority of Tag Value (VLAN) 0</b><br>00 <sub>B</sub> , default |

00: low priority queue. Q0

01: high priority queue. Q1

The weight ratio is 1:N. Queue ratio (defined in 0x10h bit[13:12])

| Reg. 0x10 Bit[13:12] | Weight Ratio |
|----------------------|--------------|
| 00                   | 1:1          |
| 01                   | 1:2          |
| 10                   | 1:3          |
| 11                   | 1:4          |

The default is port-base priority for un-tagged packet and none IP frame.

**TOS Priority Map Register**

|                                  |                       |                         |
|----------------------------------|-----------------------|-------------------------|
| <b>TOS_PMR</b>                   | <b>Offset</b>         | <b>Reset Value</b>      |
| <b>TOS Priority Map Register</b> | <b>0F<sub>H</sub></b> | <b>5500<sub>H</sub></b> |

|           |    |           |    |           |    |           |   |           |   |           |   |           |   |           |   |
|-----------|----|-----------|----|-----------|----|-----------|---|-----------|---|-----------|---|-----------|---|-----------|---|
| 15        | 14 | 13        | 12 | 11        | 10 | 9         | 8 | 7         | 6 | 5         | 4 | 3         | 2 | 1         | 0 |
| <b>V7</b> |    | <b>V6</b> |    | <b>V5</b> |    | <b>V4</b> |   | <b>V3</b> |   | <b>V2</b> |   | <b>V1</b> |   | <b>V0</b> |   |
| ??        |    | ??        |    | ??        |    | ??        |   | ??        |   | ??        |   | ??        |   | ??        |   |

| Field | Bits  | Type | Description                                                              |
|-------|-------|------|--------------------------------------------------------------------------|
| V7    | 15:14 | rw   | <b>Mapped Priority of Tag Value (TOS) 7</b><br>01 <sub>B</sub> , default |
| V6    | 13:12 | rw   | <b>Mapped Priority of Tag Value (TOS) 6</b><br>01 <sub>B</sub> , default |
| V5    | 11:10 | rw   | <b>Mapped Priority of Tag Value (TOS) 5</b><br>01 <sub>B</sub> , default |
| V4    | 9:8   | rw   | <b>Mapped Priority of Tag Value (TOS) 4</b><br>01 <sub>B</sub> , default |
| V3    | 7:6   | rw   | <b>Mapped Priority of Tag Value (TOS) 3</b><br>00 <sub>B</sub> , default |
| V2    | 5:4   | rw   | <b>Mapped Priority of Tag Value (TOS) 2</b><br>00 <sub>B</sub> , default |
| V1    | 3:2   | rw   | <b>Mapped Priority of Tag Value (TOS) 1</b><br>00 <sub>B</sub> , default |
| V0    | 1:0   | rw   | <b>Mapped Priority of Tag Value (TOS) 0</b><br>00 <sub>B</sub> , default |

00: low priority queue. Q0

01: high priority queue. Q1

The weight ratio is 1:N. Queue ratio (defined in 0x10h/bit[13:12])

| Reg. 0x10 Bit[13:12] | Weight Ratio |
|----------------------|--------------|
| 00                   | 1:1          |
| 01                   | 1:2          |
| 10                   | 1:3          |
| 11                   | 1:4          |

The default is port-base priority for un-tagged packet and none IP frame.

**Packet with Priority**

- Normal Packet Content

### Ethernet Packet from Layer 2

| Preamble/SFD | Destination (6 bytes) | Source (6 bytes) | Packet length (2 bytes) | Data (46-1500 bytes) | CRC (4 bytes) |
|--------------|-----------------------|------------------|-------------------------|----------------------|---------------|
| –            | Byte 0~5              | Byte 6~11        | Byte 12~13              | Byte 14              | –             |

- VLAN Packet

ADM6999/X will check packet byte 12 &13. If byte[12:13] = 8100h then this packet is a VLAN packet.

| Tag Protocol TD 8100 | Tag Control Information TCI | LEN Length | Routing Information |
|----------------------|-----------------------------|------------|---------------------|
| Byte 12~13           | Byte14~15                   | Byte 16~17 | Byte 18             |

- Byte 14~15: Tag Control Information TCI
- Bit[15:13]: User Priority 7~0
- Bit 12: Canonical Format Indicator (CFI)
- Bit[11~0]: VLAN ID. The ADM6999/X will use bit[3:0] as VLAN group.

- TOS IP Packet

ADM6999/X checks byte 12 &13 if this value is 0800h then ADM6999/X knows this is a TOS priority packet.

| Type 0800  | IP Header  |
|------------|------------|
| Byte 12~13 | Byte 14~15 |

IP header define

Byte 14

- Bit[7:0]: IP protocol version number & header length
- Byte 15: Service type
- Bit[7~5]: IP Priority (Precedence) from 7~0
- Bit 4: No Delay (D)
- Bit 3: High Throughput
- Bit 2: High Reliability (R)
- Bit[1:0]: Reserved

**Miscellaneous Configuration Register 0**

|                                               |                       |                         |
|-----------------------------------------------|-----------------------|-------------------------|
| <b>MCR_0</b>                                  | <b>Offset</b>         | <b>Reset Value</b>      |
| <b>Miscellaneous Configuration Register 0</b> | <b>10<sub>H</sub></b> | <b>0040<sub>H</sub></b> |

|     |    |    |    |     |    |     |   |    |     |     |      |     |     |     |   |
|-----|----|----|----|-----|----|-----|---|----|-----|-----|------|-----|-----|-----|---|
| 15  | 14 | 13 | 12 | 11  | 10 | 9   | 8 | 7  | 6   | 5   | 4    | 3   | 2   | 1   | 0 |
| Res |    | QR |    | DM1 |    | DM0 |   | AD | Res | Res | XCRC | Res | BSE | BST |   |
| ro  |    | ?? |    | ??  |    | ??  |   | ?? | ro  | ro  | ??   | ro  | ??  | ??  |   |

| Field | Bits  | Type | Description                                                                                                            |
|-------|-------|------|------------------------------------------------------------------------------------------------------------------------|
| Res   | 15:14 | ro   | <b>Reserved</b>                                                                                                        |
| QR    | 13:12 | rw   | <b>Queue Ratio</b><br>00 <sub>B</sub> , 1:1<br>01 <sub>B</sub> , 1:2<br>10 <sub>B</sub> , 1:3<br>11 <sub>B</sub> , 1:4 |
| DM1   | 11:10 | rw   | <b>Discard Mode (drop scheme for Q1)</b>                                                                               |
| DM0   | 9:8   | rw   | <b>Discard Mode (drop scheme for Q0)</b>                                                                               |
| AD    | 7     | rw   | <b>Aging Disable</b><br>0 <sub>B</sub> , enable aging, default<br>1 <sub>B</sub> , disable aging                       |
| Res   | 6     | ro   | <b>Reserved</b><br>0 <sub>B</sub> , default                                                                            |
| Res   | 5     | ro   | <b>Reserved</b><br>0 <sub>B</sub> , default                                                                            |
| XCRC  | 4     | rw   | <b>XCRC</b><br>0 <sub>B</sub> , enable CRC Check, default<br>1 <sub>B</sub> , disable CRC check                        |
| Res   | 3     | ro   | <b>Reserved</b><br>0 <sub>B</sub> , default                                                                            |
| BSE   | 2     | rw   | <b>Broadcast Storming Enable</b><br>0 <sub>B</sub> , disable, default<br>1 <sub>B</sub> , enable                       |
| BST   | 1:0   | rw   | <b>Broadcast Storming Threshold</b><br>See below table.<br>00 <sub>B</sub> , default                                   |

Bit[1:0]: Broadcast Storming threshold

Broadcast storm mode after initial:

Time interval: 50 ms

The max. packet number = 7490 in 100Base, 749 in 10Base

**Table 9 Per Port Rising Threshold**

|               | <b>00</b> | <b>01</b> | <b>10</b> | <b>11</b> |
|---------------|-----------|-----------|-----------|-----------|
| All 100TX     | Disable   | 10%       | 20%       | 40%       |
| Not All 100TX | Disable   | 1%        | 2%        | 4%        |

**Table 10 Per Port Falling Threshold**

|               | <b>00</b> | <b>01</b> | <b>10</b> | <b>11</b> |
|---------------|-----------|-----------|-----------|-----------|
| All 100TX     | Disable   | 5%        | 10%       | 20%       |
| Not All 100TX | Disable   | 0.5%      | 1%        | 2%        |

**Table 11 Drop Scheme for each Queue**

| <b>Discard Mode/<br/>Utilization</b> | <b>00</b> | <b>01</b> | <b>10</b> | <b>11</b> |
|--------------------------------------|-----------|-----------|-----------|-----------|
| TBD                                  | 0%        | 0%        | 25%       | 50%       |

**VLAN Mode Select Register**

|                                  |                       |                         |
|----------------------------------|-----------------------|-------------------------|
| <b>VLAN_MSR</b>                  | <b>Offset</b>         | <b>Reset Value</b>      |
| <b>VLAN Mode Select Register</b> | <b>11<sub>H</sub></b> | <b>FF00<sub>H</sub></b> |

|     |    |    |    |    |           |          |     |     |   |           |           |     |   |   |   |
|-----|----|----|----|----|-----------|----------|-----|-----|---|-----------|-----------|-----|---|---|---|
| 15  | 14 | 13 | 12 | 11 | 10        | 9        | 8   | 7   | 6 | 5         | 4         | 3   | 2 | 1 | 0 |
| Res |    |    |    |    | <b>BP</b> | <b>T</b> | Res | Res |   | <b>MS</b> | <b>CE</b> | Res |   |   |   |
| ro  |    |    |    |    | ??        | ??       | ro  | ro  |   | ??        | ??        | ro  |   |   |   |

| Field | Bits  | Type | Description                                                                                                                                                                                                                                                                                                                               |
|-------|-------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Res   | 15:11 | ro   | <b>Reserved</b><br>11111 <sub>B</sub> , default                                                                                                                                                                                                                                                                                           |
| BP    | 10    | rw   | <b>Back-pressure Enable</b><br>This is a global pin for all ports.<br>0 <sub>B</sub> , disable<br>1 <sub>B</sub> , enable, default                                                                                                                                                                                                        |
| T     | 9     | rw   | <b>RMII TXEN Timing</b><br>If user connects several ADM6999/X to be Hubbing Switch then this bit turns on. If user connects RMII to RMII PHY then this bit must turn off. RMII mode supports half duplex only.<br>0 <sub>B</sub> , RMII PHY<br>1 <sub>B</sub> , Hubbing Switch, default                                                   |
| Res   | 8     | ro   | <b>Reserved</b><br>1 <sub>B</sub> , default                                                                                                                                                                                                                                                                                               |
| Res   | 7:6   | ro   | <b>Reserved</b><br>00 <sub>B</sub> , default                                                                                                                                                                                                                                                                                              |
| MS    | 5     | rw   | <b>VLAN Mode Select</b><br>0 <sub>B</sub> , by-pass mode with port-base VLAN, default<br>1 <sub>B</sub> , 802.1Q base VLAN                                                                                                                                                                                                                |
| CE    | 4     | rw   | <b>MAC Clone Enable</b><br>0 <sub>B</sub> , Normal mode. Learning with SA only. ADM6999/X files/searches MAC table by SA or DA only. Default.<br>1 <sub>B</sub> , MAC Clone mode. Learning with SA, VID0. ADM6999/X files/searches MAC table by SA or DA with VID0. This bit makes the chip learn two same addresses with different VID0. |
| Res   | 3:0   | ro   | <b>Reserved</b><br>0000 <sub>B</sub> , default                                                                                                                                                                                                                                                                                            |


Below is Bit4, 5 VLAN Tag and MAC application example based on Infineon-ADMtek Co Ltd ADM6999/X.

**Table 12 ADM6996 Port Mapping with ADM6999/X**

| ADM6996   | ADM6999/X |
|-----------|-----------|
| Port0     | Port0     |
| –         | Port1     |
| Port1     | Port2     |
| –         | Port3     |
| Port2     | Port4     |
| –         | Port5     |
| Port3     | Port6     |
| Port4     | Port7     |
| Port5 MII | Port8 MII |


Below is Router old architecture. The disadvantages of this are:

1. WAN port only support 10M Half-Duplex and non-MDIX function.
2. Need extra 10M NIC costs.
3. ISA bus will become bottleneck of whole system.


**Figure 7 Router Old Architecture**

Below is new architecture by using ADM6999/X serial chip VLAN function. The advantages of below are:

1. WAN Port can upgrade to 100/10 Full/Half, Auto MDIX.
2. WAN/LAN Port is programmable and put on the same Switch.
3. No need of extra NIC and saves lot of costs.
4. High bandwidth of MII port up to 200M speed.



**Figure 8 The New Architecture by Using ADM6999/X**

New Router application works well on normal application. If user's ISP vendor (cable modem) lock Registration Card's ID then Router CPU must send this Lock Registration Card's ID to WAN Port. One condition that could happen is that there exist two same MAC ID on this Switch. One is the original Card and another one is CPU. This will make Switch learning table trouble.

ADM6999/X provides MAC Clone function that allows two same MAC addresses with different VLAN ID0 on learning table. This will solve Lock registration Card's ID issue. ADM6999/X serial chip will put these two same MAC addresses with different VLAN ID0 at different learning table entry.

#### How to Set ADM6999/X on Router:

- Port0~3: LAN Port
- Port4: WAN Port
- Port5: MII Port as CPU Port

Step1: Set Register 11<sub>H</sub> bit4 and bit5 to 1.

{Coding: Write Register 11<sub>H</sub> as FF30<sub>H</sub>}

Step2: Set Port0~3 as Untag Port and set PVID = 1.

{Coding: Write Register 01<sub>H</sub>, 03<sub>H</sub>, 05<sub>H</sub>, 07<sub>H</sub> as 840F<sub>H</sub>. Port0~3 as Untag, PVID = 1, Enable MDIX}

Step3: Set Port4 as Untag Port and set PVID = 2.

{Coding: Write Register 08<sub>H</sub> as 880F<sub>H</sub>. Port4 as Untag, PVID = 2, Enable MDIX.}

Step4: Set Port5 MII Port as Tag Port and set PVID = 2.

{Coding: Write Register 09<sub>H</sub> as 881F<sub>H</sub>. Port5 MII port as Tag, PVID = 2.}

Step5: Group Port0, 1, 2, 3, 5 as VLAN 1.

{Coding: Write Register 14<sub>H</sub> as 0155<sub>H</sub>. VLAN1 cover Port0, 1, 2, 3, 5.}

Step6: Group Port4, 5 as VLAN 2.

{Coding: Write Register 15<sub>H</sub> as 0180<sub>H</sub>. VLAN2 cover Port4, 5.}

#### How MAC Clone Operation:

1. LAN to LAN/CPU Traffic. ADM6999/X LAN traffic to LAN/CPU only. Traffic to another LAN port will be untag packet. Traffic to CPU is Tag packet with VID = 1. CPU can check VID to distinguish LAN traffic or WAN traffic.
2. WAN to CPU Traffic. ADM6999/X WAN traffic to CPU only. Traffic to CPU is Tagged packet with VID = 2. CPU can check VID to distinguish LAN traffic or WAN traffic.
3. CPU to LAN Packet. ADM6999/X CPU Packet to LAN port must add VID = 1 in VLAN field. ADM6999/X checks VID to distinguish LAN traffic or WAN traffic. LAN output packet is Untagged.

4. CPU to WAN Packet. ADM6999/X CPU Packet to WAN port must add VID = 2 in VLAN filed. ADM6999/X check VID to distinguish LAN traffic or WAN traffic. WAN output packet is Untagged.
5. ADM6999/X learning sequence. ADM6999/X will check VLAN mapping setting first then check learning table. User does not worry about LAN/WAN traffic mix up.

*Note: Bit 10: Half Duplex Back Pressure enable. 1/enable, 0/disable.*

## Miscellaneous Configuration Register 2

|                                               |                       |                         |
|-----------------------------------------------|-----------------------|-------------------------|
| <b>MCR_2</b>                                  | <b>Offset</b>         | <b>Reset Value</b>      |
| <b>Miscellaneous Configuration Register 2</b> | <b>12<sub>H</sub></b> | <b>3600<sub>H</sub></b> |

|           |     |           |     |     |    |   |    |    |    |    |    |    |    |    |    |
|-----------|-----|-----------|-----|-----|----|---|----|----|----|----|----|----|----|----|----|
| 15        | 14  | 13        | 12  | 11  | 10 | 9 | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| <b>DP</b> | Res | <b>PS</b> | Res | Res |    |   |    |    |    |    |    |    |    |    |    |
| ??        | ro  | ??        | ro  | ro  |    |   | ?? | ?? | ?? | ?? | ?? | ?? | ?? | ?? | ?? |

| Field | Bits  | Type | Description                                                                                                               |
|-------|-------|------|---------------------------------------------------------------------------------------------------------------------------|
| DP    | 15    | rw   | <b>Drop Packet when Excessive Collision Happen Enable</b><br>0 <sub>B</sub> , Disable, default<br>1 <sub>B</sub> , enable |
| Res   | 14    | ro   | <b>Reserved</b>                                                                                                           |
| PS    | 13:12 | rw   | <b>Power Saving Select</b>                                                                                                |
| Res   | 11:9  | ro   | <b>Reserved</b>                                                                                                           |
| ML8   | 8     | rw   | <b>Port8 MAC Lock</b><br>0 <sub>B</sub> , Disable, default<br>1 <sub>B</sub> , Locks first MAC source address             |
| ML7   | 7     | rw   | <b>Port7 MAC Lock</b><br>0 <sub>B</sub> , Disable, default<br>1 <sub>B</sub> , Locks first MAC source address             |
| ML6   | 6     | rw   | <b>Port6 MAC Lock</b><br>0 <sub>B</sub> , Disable, default<br>1 <sub>B</sub> , Locks first MAC source address             |
| ML5   | 5     | rw   | <b>Port5 MAC Lock</b><br>0 <sub>B</sub> , Disable, default<br>1 <sub>B</sub> , Locks first MAC source address             |
| ML4   | 4     | rw   | <b>Port4 MAC Lock</b><br>0 <sub>B</sub> , Disable, default<br>1 <sub>B</sub> , Locks first MAC source address             |
| ML3   | 3     | rw   | <b>Port3 MAC Lock</b><br>0 <sub>B</sub> , Disable, default<br>1 <sub>B</sub> , Locks first MAC source address             |
| ML2   | 2     | rw   | <b>Port2 MAC Lock</b><br>0 <sub>B</sub> , Disable, default<br>1 <sub>B</sub> , Locks first MAC source address             |

**DescriptionsEEPROM Content**

| Field | Bits | Type | Description                                                                                                   |
|-------|------|------|---------------------------------------------------------------------------------------------------------------|
| ML1   | 1    | rw   | <b>Port1 MAC Lock</b><br>0 <sub>B</sub> , Disable, default<br>1 <sub>B</sub> , Locks first MAC source address |
| ML0   | 0    | rw   | <b>Port0 MAC Lock</b><br>0 <sub>B</sub> , Disable, default<br>1 <sub>B</sub> , Locks first MAC source address |

**Notes**

1. Bit [8:0]: Port Locking enable. Learn one MAC ID when enable. 1/enable. 0/disable.
2. Bit[15]: Half Duplex excessive collision (16) drop packet enable. 1/drop. 0/no drop.

**VLAN Mapping Table Register 0**

16 VLAN Group: See Register 0x2ch bit 11 = 0

| VLAN_MTR_0                                                                                                                                                 | Offset          | Reset Value |
|------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-------------|
| VLAN Mapping Table Register 0                                                                                                                              | 13 <sub>H</sub> | H           |
| <div><div><div>1514131211109876543210</div><div><div>Res</div><div>P8P7P6P5P4P3P2P1P0</div></div></div><div><div>?? ?? ?? ?? ?? ?? ?? ??</div></div></div> |                 |             |

| Field | Bits | Type | Description                                  |
|-------|------|------|----------------------------------------------|
| P8    | 8    | rw   | <b>VLAN Mapping Table</b><br>Port assignment |
| P7    | 7    | rw   |                                              |
| P6    | 6    | rw   |                                              |
| P5    | 5    | rw   |                                              |
| P4    | 4    | rw   |                                              |
| P3    | 3    | rw   |                                              |
| P2    | 2    | rw   |                                              |
| P1    | 1    | rw   |                                              |
| P0    | 0    | rw   |                                              |

Select the VLAN group ports is to set the corresponding bits to 1.

**VLAN Mapping Table Registers**

32 VLAN Group: See Register 2C<sub>H</sub> bit 11 = 1

| VLAN_MTR                     | Offset          | Reset Value |
|------------------------------|-----------------|-------------|
| VLAN Mapping Table Registers | 13 <sub>H</sub> | H           |

**DescriptionsEEPROM Content**


|           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| <b>P7</b> | <b>P6</b> | <b>P5</b> | <b>P4</b> | <b>P3</b> | <b>P2</b> | <b>P1</b> | <b>P0</b> | <b>P7</b> | <b>P6</b> | <b>P5</b> | <b>P4</b> | <b>P3</b> | <b>P2</b> | <b>P1</b> | <b>P0</b> |
| ??        | ??        | ??        | ??        | ??        | ??        | ??        | ??        | ??        | ??        | ??        | ??        | ??        | ??        | ??        | ??        |

| Field | Bits | Type | Description                     |
|-------|------|------|---------------------------------|
| P7    | 15   | rw   | Port 7, Odd VLAN Mapping Table  |
| P6    | 14   | rw   | Port 6, Even VLAN Mapping Table |
| P5    | 13   | rw   | Port 5, Odd VLAN Mapping Table  |
| P4    | 12   | rw   | Port 4, Even VLAN Mapping Table |
| P3    | 11   | rw   | Port 3, Odd VLAN Mapping Table  |
| P2    | 10   | rw   | Port 2, Even VLAN Mapping Table |
| P1    | 9    | rw   | Port 1, Odd VLAN Mapping Table  |
| P0    | 8    | rw   | Port 0, Even VLAN Mapping Table |
| P7    | 7    | rw   | Port 7, Odd VLAN Mapping Table  |
| P6    | 6    | rw   | Port 6, Even VLAN Mapping Table |
| P5    | 5    | rw   | Port 5, Odd VLAN Mapping Table  |
| P4    | 4    | rw   | Port 4, Even VLAN Mapping Table |
| P3    | 3    | rw   | Port 3, Odd VLAN Mapping Table  |
| P2    | 2    | rw   | Port 2, Even VLAN Mapping Table |
| P1    | 1    | rw   | Port 1, Odd VLAN Mapping Table  |
| P0    | 0    | rw   | Port 0, Even VLAN Mapping Table |

All VLAN groups will cover Port8 at 32 group mode. This feature is good for multiple ADM6999/X systems.

**Port Buffer Threshold Control Registers P0, P1**


|                                                  |                       |                         |
|--------------------------------------------------|-----------------------|-------------------------|
| <b>PBTCR_P01</b>                                 | <b>Offset</b>         | <b>Reset Value</b>      |
| <b>Port Buffer Threshold Control Reg. P0, P1</b> | <b>23<sub>H</sub></b> | <b>0000<sub>H</sub></b> |



| Field  | Bits | Type | Description                           |
|--------|------|------|---------------------------------------|
| Port_1 | 15:8 | rw   | <b>Port1 Buffer threshold control</b> |
| Port_0 | 7:0  | rw   | <b>Port0 Buffer threshold control</b> |

**Port Buffer Threshold Control Register P2, P3**


|                                                  |                       |                         |
|--------------------------------------------------|-----------------------|-------------------------|
| <b>PBTCR_P23</b>                                 | <b>Offset</b>         | <b>Reset Value</b>      |
| <b>Port Buffer Threshold Control Reg. P2, P3</b> | <b>24<sub>H</sub></b> | <b>0000<sub>H</sub></b> |



| Field  | Bits | Type | Description                           |
|--------|------|------|---------------------------------------|
| Port_3 | 15:8 | rw   | <b>Port3 Buffer threshold control</b> |
| Port_2 | 7:0  | rw   | <b>Port2 Buffer threshold control</b> |

**Port Buffer Threshold Control Register P4, P5**


|                                                  |                       |                         |
|--------------------------------------------------|-----------------------|-------------------------|
| <b>PBTCR_P45</b>                                 | <b>Offset</b>         | <b>Reset Value</b>      |
| <b>Port Buffer Threshold Control Reg. P4, P5</b> | <b>25<sub>H</sub></b> | <b>0000<sub>H</sub></b> |



| Field  | Bits | Type | Description                           |
|--------|------|------|---------------------------------------|
| Port_5 | 15:8 | rw   | <b>Port5 Buffer threshold control</b> |
| Port_4 | 7:0  | rw   | <b>Port4 Buffer threshold control</b> |

**Port Buffer Threshold Control Register P6, P7**

|                                                  |                       |                         |
|--------------------------------------------------|-----------------------|-------------------------|
| <b>PBTCR_P67</b>                                 | <b>Offset</b>         | <b>Reset Value</b>      |
| <b>Port Buffer Threshold Control Reg. P6, P7</b> | <b>26<sub>H</sub></b> | <b>0000<sub>H</sub></b> |



| Field  | Bits | Type | Description                           |
|--------|------|------|---------------------------------------|
| Port_7 | 15:8 | rw   | <b>Port7 Buffer threshold control</b> |
| Port_6 | 7:0  | rw   | <b>Port6 Buffer threshold control</b> |

ADM6999/X supports buffer management scheme with dynamic thresholds to ensure the fair share of memory among different port queues. If users need each port to have a fixed threshold, they can configure the Bit14 in the 27<sub>H</sub> to 1.

Dynamic threshold management:

Bit[7]: The add bit. Bit[6:0]: The offset bits.

When Bit[7] = 1, the switch will use the value (buffers really used + 2 \* bit[6:0]) as the buffer count that the port has used.

When Bit[7] = 0, the switch will use the value (buffers really used - 2 \* bit[6:0]) as the buffer count that the port has used.

Fixed threshold management:

Bit[3:0]: The buffer threshold bits.

When the total buffer was not reached, the buffer amount allocated to each port will be equal to bit[3:0] \* 4.

**Total Buffer Threshold Control Register**


|                                                |                       |                         |
|------------------------------------------------|-----------------------|-------------------------|
| <b>TBTCR</b>                                   | <b>Offset</b>         | <b>Reset Value</b>      |
| <b>Total Buffer Threshold Control Register</b> | <b>27<sub>H</sub></b> | <b>0000<sub>H</sub></b> |

|     |     |      |    |    |    |   |   |      |   |   |   |   |   |   |   |
|-----|-----|------|----|----|----|---|---|------|---|---|---|---|---|---|---|
| 15  | 14  | 13   | 12 | 11 | 10 | 9 | 8 | 7    | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Res | Res | TBTC |    |    |    |   |   | PBTC |   |   |   |   |   |   |   |
| ro  | ro  | ??   |    |    |    |   |   | ??   |   |   |   |   |   |   |   |

| Field | Bits | Type | Description                                                                                |
|-------|------|------|--------------------------------------------------------------------------------------------|
| Res   | 15   | ro   | <b>Reserved</b><br>0 <sub>B</sub> , default                                                |
| Res   | 14   | ro   | <b>Reserved</b><br>0 <sub>B</sub> , default                                                |
| TBTC  | 13:8 | rw   | <b>Total Buffer Threshold Control</b>                                                      |
| PBTC  | 7:0  | rw   | <b>Port8 Buffer Threshold Control</b><br>The configuration is the same as the other ports. |

**Port0, 1 PVID bit11~4 Configuration Register**


|                                                     |                       |                         |
|-----------------------------------------------------|-----------------------|-------------------------|
| <b>PVID11_4_CR_P01</b>                              | <b>Offset</b>         | <b>Reset Value</b>      |
| <b>Port0, 1 PVID bit11~4 Configuration Register</b> | <b>28<sub>H</sub></b> | <b>0000<sub>H</sub></b> |



| Field  | Bits | Type | Description                                                                                                                        |
|--------|------|------|------------------------------------------------------------------------------------------------------------------------------------|
| Port_1 | 15:8 | rw   | <b>Port1 PVID bit 11~4</b><br>These 8 bits combine with register 0x02h Bit[13~10] as full 12 bit VID.<br>00 <sub>H</sub> , default |
| Port_0 | 7:0  | rw   | <b>Port0 PVID bit 11~4</b><br>These 8 bits combine with register 0x01h Bit[13~10] as full 12 bit VID.<br>00 <sub>H</sub> , default |

**Port2, 3 PVID bit11~4 Configuration Register**

|                                                     |                       |                         |
|-----------------------------------------------------|-----------------------|-------------------------|
| <b>PVID11_4_CR_P23</b>                              | <b>Offset</b>         | <b>Reset Value</b>      |
| <b>Port2, 3 PVID bit11~4 Configuration Register</b> | <b>29<sub>H</sub></b> | <b>0000<sub>H</sub></b> |




| Field  | Bits | Type | Description                                                                                                                        |
|--------|------|------|------------------------------------------------------------------------------------------------------------------------------------|
| Port_3 | 15:8 | rw   | <b>Port3 PVID bit 11~4</b><br>These 8 bits combine with register 0x04h Bit[13~10] as full 12 bit VID.<br>00 <sub>H</sub> , default |
| Port_2 | 7:0  | rw   | <b>Port2 PVID bit 11~4</b><br>These 8 bits combine with register 0x03h Bit[13~10] as full 12 bit VID.<br>00 <sub>H</sub> , default |



**Port6, 7 PVID bit 11~4 Configuration Register**


|                                                      |                       |                         |
|------------------------------------------------------|-----------------------|-------------------------|
| <b>PVID11_4_CR_P67</b>                               | <b>Offset</b>         | <b>Reset Value</b>      |
| <b>Port6, 7 PVID bit 11~4 Configuration Register</b> | <b>2B<sub>H</sub></b> | <b>0000<sub>H</sub></b> |



| Field  | Bits | Type | Description                                                                                                                        |
|--------|------|------|------------------------------------------------------------------------------------------------------------------------------------|
| Port_7 | 15:8 | rw   | <b>Port7 PVID bit 11~4</b><br>These 8 bits combine with register 0x08h Bit[13~10] as full 12 bit VID.<br>00 <sub>H</sub> , default |
| Port_6 | 7:0  | rw   | <b>Port6 PVID bit 11~4</b><br>These 8 bits combine with register 0x07h Bit[13~10] as full 12 bit VID.<br>00 <sub>H</sub> , default |

**Port8 PVID bit 11~4 and VLAN Group Shift Bits Configuration Register**

|                                                     |                       |                         |
|-----------------------------------------------------|-----------------------|-------------------------|
| <b>PVID11_4_VLAN_CR</b>                             | <b>Offset</b>         | <b>Reset Value</b>      |
| <b>P8 PVID bit 11~4/VLAN Group Shift Bits Conf.</b> | <b>2C<sub>H</sub></b> | <b>D000<sub>H</sub></b> |



| Field | Bits  | Type | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|-------|-------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SAF   | 15:12 | rw   | <b>Special Address Forwarding</b><br>IEEE 802.3 reserved DA forward or drop police<br>1101 <sub>H</sub> , default<br><b>Bit[15]</b><br>Control reserved MAC (0180C2000010-0180C20000FF)<br>0 <sub>B</sub> , Discard<br>1 <sub>B</sub> , Forward, default<br><b>Bit[14]</b><br>Control reserved MAC (0180C2000002- 0180C200000F)<br>0 <sub>B</sub> , Discard<br>1 <sub>B</sub> , Forward, default<br><b>Bit[13]</b><br>Control reserved MAC (0180C2000001)<br>0 <sub>B</sub> , Discard, default<br>1 <sub>B</sub> , Forward<br><b>Bit[12]</b><br>Control reserved MAC (0180C2000000)<br>0 <sub>B</sub> , Discard<br>1 <sub>B</sub> , Forward, default                                                                                                                                                                                                                                                                      |
| VM    | 11    | rw   | <b>VLAN Mode</b><br>1/32 VLAN group, 0/16 VLAN group<br>0 <sub>B</sub> , default                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| SHIFT | 10:8  | rw   | <b>Tag Shift for VLAN Grouping</b><br>VLAN Tagshift register. ADM6999/X will select 4/5 bit from total 12 bit VID as VLAN group reference. Select 4 or 5 bit from VID depends on bit 11 setting. For example Bit[10:8] = 001, Bit11 = 0, then ADM6999/X will select packet VID4~VID1 as VLAN group mapping. It is very flexible for user on VLAN grouping.<br>00C <sub>H</sub> , default<br><b>16 VLAN Mode</b><br>0 <sub>D</sub> , VID[3:0]<br>1 <sub>D</sub> , VID[4:1]<br>2 <sub>D</sub> , VID[5:2]<br>3 <sub>D</sub> , VID[6:3]<br>4 <sub>D</sub> , VID[7:4]<br>5 <sub>D</sub> , VID[8:5]<br>6 <sub>D</sub> , VID[9:6]<br>7 <sub>D</sub> , VID[10:7]<br><b>32 VLAN Mode</b><br>0 <sub>D</sub> , VID[4:0]<br>1 <sub>D</sub> , VID[5:1]<br>2 <sub>D</sub> , VID[6:2]<br>3 <sub>D</sub> , VID[7:3]<br>4 <sub>D</sub> , VID[8:4]<br>5 <sub>D</sub> , VID[9:5]<br>6 <sub>D</sub> , VID[10:6]<br>7 <sub>D</sub> , VID[11:7] |

| Field  | Bits | Type | Description                                                                                                                                  |
|--------|------|------|----------------------------------------------------------------------------------------------------------------------------------------------|
| Port_8 | 7:0  | rw   | <b>Port8 PVID bit 11~4</b><br>These 8 bits combine with register 09 <sub>H</sub> Bit[13~10] as full 12 bit VID.<br>00 <sub>H</sub> , default |

### 3.6 EEPROM Access Description

Customer can select if ADM6999/X reads EEPROM contents as chip setting or not. ADM6999/X will check the signature of EEPROM to decide if reading content of EEPROM or not.

**Table 13 RC & EEPROM Content Relationship**

| RC                    | CS             | SK             | DI             | DO             |
|-----------------------|----------------|----------------|----------------|----------------|
| 0                     | High Impedance | High Impedance | High Impedance | High Impedance |
| Rising edge 01 (30ms) | Output         | Output         | Output         | Input          |
| 1 (after 30 ms)       | Input          | Input          | I/O            | Input          |

Keep at least 30 ms after RC from 0 to 1. ADM6999/X will read data from EEPROM. After RC from 0 to 1, if CPU update EEPROM then ADM6999/X will update configuration registers too.

When CPU programming EEPROM & ADM6999/X, ADM6999/X recognizes the EEPROM WRITE instruction only. If there is any Protection instruction before or after the EEPROM WRITE instruction, CPU needs to generate separated CS signal cycle for each Protection & WRITE instruction.

CPU can directly program ADM6999/X after 30ms of Reset signal rising edge with or without EEPROM.


ADM6999/X serial chips will latch hardware-reset value as recommend value. It includes EEPROM interface:

- EECS: Internal Pull down 40K resister.
- EESK: TP port Auto-MDIX select. Internal pull down 40K resister as non Auto-MDIX mode.
- EDI: Dual Color Select. Internal pull down 40K resister as Single Color Mode.
- EDO: EEPROM enable. Internal pull up 40K resister as EEPROM enable.

Below Figure is ADM6999/X serial chips EEPROM pins' operation at different stages. Reset signal is controlled by CPU with at least 100ms low. Point1 is Reset rising edge. CPU must prepare proper value on ECS(0), EESK, EDI, EDO(1) before this rising edge. ADM6999/X will read this value into chip at Point2. CPU must keep these values over point2. Point2 is 200ns after Reset rising edge.

ADM6999/X serial chips will read EEPROM content at Point4 which 800ns far away from the rising edge of Reset. CPU must turn EEPROM pins EECS, EESK, EDI and EDO to High-Z or pull high before Point4.


If user wants to change state to High-Z or pull high on EEPROM pins, the order is CS-> DI -> DO -> SK is better.



**Figure 9 The ADM6999/X Serial Chips EEPROM Operation**

**DescriptionsEEPROM Access Description**

It is a little bit different with the timing on writing EEPROM. See below graph. It must be carefully when CS goes down after writing a command, SK must issue at least one clock. This is a difference between ADM6999/X and EEPROM write timing. If the system is without EEPROM then user must write ADM6999/X internal register by 93C66 timing. If user uses EEPROM then the write timing depends on EEPROM type.



**Figure 10** The difference on writing EEPROM

## 4 Serial Management

This chapter provides the Serial Management Registers overview and descriptions, and the Serial Interface Timing.

### 4.1 Serial Management Registers

**Table 14 Registers Address SpaceRegisters Address Space**

| Module | Base Address    | End Address     | Note |
|--------|-----------------|-----------------|------|
| EEPROM | 00 <sub>H</sub> | 3C <sub>H</sub> |      |

**Table 15 Registers Overview**

| Register Short Name     | Register Long Name               | Offset Address  | Page Number        |
|-------------------------|----------------------------------|-----------------|--------------------|
| <a href="#">Chip_ID</a> | Chip Identifier Register         | 00 <sub>H</sub> | <a href="#">67</a> |
| <a href="#">PSR_0</a>   | Port Status 0 Register           | 01 <sub>H</sub> | <a href="#">68</a> |
| <a href="#">PSR_1</a>   | Port Status 1 Register           | 02 <sub>H</sub> | <a href="#">71</a> |
| <a href="#">CBSR</a>    | Cable Broken Status Register     | 03 <sub>H</sub> | <a href="#">72</a> |
| <a href="#">RPC_0</a>   | Port 0 Receive Packet Count      | 04 <sub>H</sub> | <a href="#">72</a> |
| <a href="#">RPC_1</a>   | Port 1 Receive Packet Count      | 05 <sub>H</sub> | <a href="#">73</a> |
| <a href="#">RPBC_2</a>  | Port 2 Receive Packet Byte Count | 05 <sub>H</sub> | <a href="#">73</a> |
| <a href="#">RPC_2</a>   | Port 2 Receive Packet Count      | 06 <sub>H</sub> | <a href="#">73</a> |
| <a href="#">RPC_3</a>   | Port 3 Receive Packet Count      | 07 <sub>H</sub> | <a href="#">73</a> |
| <a href="#">RPC_4</a>   | Port 4 Receive Packet Count      | 08 <sub>H</sub> | <a href="#">73</a> |
| <a href="#">RPC_5</a>   | Port 5 Receive Packet Count      | 09 <sub>H</sub> | <a href="#">73</a> |
| <a href="#">RPC_6</a>   | Port 6 Receive Packet Count      | 0A <sub>H</sub> | <a href="#">73</a> |
| <a href="#">RPC_7</a>   | Port 7 Receive Packet Count      | 0B <sub>H</sub> | <a href="#">73</a> |
| <a href="#">RPC_8</a>   | Port 8 Receive Packet Count      | 0C <sub>H</sub> | <a href="#">73</a> |
| <a href="#">RPBC_0</a>  | Port 0 Receive Packet Byte Count | 0E <sub>H</sub> | <a href="#">73</a> |
| <a href="#">RPBC_1</a>  | Port 1 Receive Packet Byte Count | 0F <sub>H</sub> | <a href="#">73</a> |
| <a href="#">RPBC_3</a>  | Port 3 Receive Packet Byte Count | 10 <sub>H</sub> | <a href="#">73</a> |
| <a href="#">RPBC_4</a>  | Port 4 Receive Packet Byte Count | 11 <sub>H</sub> | <a href="#">73</a> |
| <a href="#">RPBC_5</a>  | Port 5 Receive Packet Byte Count | 12 <sub>H</sub> | <a href="#">73</a> |
| <a href="#">RPBC_6</a>  | Port 6 Receive Packet Byte Count | 13 <sub>H</sub> | <a href="#">73</a> |
| <a href="#">RPBC_7</a>  | Port 7 Receive Packet Byte Count | 14 <sub>H</sub> | <a href="#">73</a> |
| <a href="#">RPBC_8</a>  | Port 8 Receive Packet Byte Count | 15 <sub>H</sub> | <a href="#">73</a> |
| <a href="#">TPC_0</a>   | Port 0 Transmit Packet Count     | 16 <sub>H</sub> | <a href="#">73</a> |
| <a href="#">TPC_1</a>   | Port 1 Transmit Packet Count     | 17 <sub>H</sub> | <a href="#">73</a> |
| <a href="#">TPC_2</a>   | Port 2 Transmit Packet Count     | 18 <sub>H</sub> | <a href="#">73</a> |
| <a href="#">TPC_3</a>   | Port 3 Transmit Packet Count     | 19 <sub>H</sub> | <a href="#">73</a> |
| <a href="#">TPC_4</a>   | Port 4 Transmit Packet Count     | 1A <sub>H</sub> | <a href="#">73</a> |
| <a href="#">TPC_5</a>   | Port 5 Transmit Packet Count     | 1B <sub>H</sub> | <a href="#">73</a> |
| <a href="#">TPC_6</a>   | Port 6 Transmit Packet Count     | 1C <sub>H</sub> | <a href="#">73</a> |
| <a href="#">TPC_7</a>   | Port 7 Transmit Packet Count     | 1D <sub>H</sub> | <a href="#">73</a> |

**Serial ManagementSerial Management Registers**
**Table 15 Registers Overview (cont'd)**

| Register Short Name    | Register Long Name                | Offset Address  | Page Number        |
|------------------------|-----------------------------------|-----------------|--------------------|
| TPC_8                  | Port 8 Transmit Packet Count      | 1E <sub>H</sub> | <a href="#">73</a> |
| TPBC_0                 | Port 0 Transmit Packet Byte Count | 1F <sub>H</sub> | <a href="#">73</a> |
| TPBC_1                 | Port 1 Transmit Packet Byte Count | 20 <sub>H</sub> | <a href="#">73</a> |
| TPBC_2                 | Port 2 Transmit Packet Byte Count | 21 <sub>H</sub> | <a href="#">73</a> |
| TPBC_3                 | Port 3 Transmit Packet Byte Count | 22 <sub>H</sub> | <a href="#">73</a> |
| TPBC_4                 | Port 4 Transmit Packet Byte Count | 23 <sub>H</sub> | <a href="#">73</a> |
| TPBC_5                 | Port 5 Transmit Packet Byte Count | 24 <sub>H</sub> | <a href="#">73</a> |
| TPBC_6                 | Port 6 Transmit Packet Byte Count | 25 <sub>H</sub> | <a href="#">73</a> |
| TPBC_7                 | Port 7 Transmit Packet Byte Count | 26 <sub>H</sub> | <a href="#">73</a> |
| TPBC_8                 | Port 8 Transmit Packet Byte Count | 27 <sub>H</sub> | <a href="#">74</a> |
| CC_0                   | Port 0 Collision Count            | 28 <sub>H</sub> | <a href="#">74</a> |
| CC_1                   | Port 1 Collision Count            | 29 <sub>H</sub> | <a href="#">74</a> |
| CC_2                   | Port 2 Collision Count            | 2A <sub>H</sub> | <a href="#">74</a> |
| CC_3                   | Port 3 Collision Count            | 2B <sub>H</sub> | <a href="#">74</a> |
| CC_4                   | Port 4 Collision Count            | 2C <sub>H</sub> | <a href="#">74</a> |
| CC_5                   | Port 5 Collision Count            | 2D <sub>H</sub> | <a href="#">74</a> |
| CC_6                   | Port 6 Collision Count            | 2E <sub>H</sub> | <a href="#">74</a> |
| CC_7                   | Port 7 Collision Count            | 2F <sub>H</sub> | <a href="#">74</a> |
| CC_8                   | Port 8 Collision Count            | 30 <sub>H</sub> | <a href="#">74</a> |
| EC_0                   | Port 0 Error Count                | 31 <sub>H</sub> | <a href="#">74</a> |
| EC_1                   | Port 1 Error Count                | 32 <sub>H</sub> | <a href="#">74</a> |
| EC_2                   | Port 2 Error Count                | 33 <sub>H</sub> | <a href="#">74</a> |
| EC_3                   | Port 3 Error Count                | 34 <sub>H</sub> | <a href="#">74</a> |
| EC_4                   | Port 4 Error Count                | 35 <sub>H</sub> | <a href="#">74</a> |
| EC_5                   | Port 5 Error Count                | 36 <sub>H</sub> | <a href="#">74</a> |
| EC_6                   | Port 6 Error Count                | 37 <sub>H</sub> | <a href="#">74</a> |
| EC_7                   | Port 7 Error Count                | 38 <sub>H</sub> | <a href="#">74</a> |
| EC_8                   | Port 8 Error Count                | 39 <sub>H</sub> | <a href="#">74</a> |
| <a href="#">OFFR_0</a> | Over Flow Flag 0 Register         | 3A <sub>H</sub> | <a href="#">75</a> |
| <a href="#">OFFR_1</a> | Over Flow Flag 1 Register         | 3B <sub>H</sub> | <a href="#">76</a> |
| <a href="#">OFFR_2</a> | Over Flow Flag 2 Register         | 3C <sub>H</sub> | <a href="#">77</a> |

The register is addressed wordwise.

**Table 16 Register Access Types**

| Mode       | Symbol | Description HW                                                                   | Description SW                                                                                                                                                        |
|------------|--------|----------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| read/write | rw     | Register is used as input for the HW                                             | Register is readable and writable by SW                                                                                                                               |
| read       | r      | Register is written by HW (register between input and output -> one cycle delay) | Value written by software is ignored by hardware; that is, software may write any value to this field without affecting hardware behavior (= Target for development.) |

**Serial ManagementSerial Management Registers**
**Table 16 Register Access Types (cont'd)**

| Mode                          | Symbol | Description HW                                                                                                  | Description SW                                                                                                               |
|-------------------------------|--------|-----------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| Read only                     | ro     | Register is set by HW (register between input and output -> one cycle delay)                                    | SW can only read this register                                                                                               |
| Read virtual                  | rv     | Physically, there is no new register, the input of the signal is connected directly to the address multiplexer. | SW can only read this register                                                                                               |
| Latch high, self clearing     | lhsc   | Latches high signal at high level, clear on read                                                                | SW can read the register                                                                                                     |
| Latch low, self clearing      | llsc   | Latches high signal at low-level, clear on read                                                                 | SW can read the register                                                                                                     |
| Latch high, mask clearing     | lhmk   | Latches high signal at high level, register cleared with written mask                                           | SW can read the register, with write mask the register can be cleared (1 clears)                                             |
| Latch low, mask clearing      | llmk   | Latches high signal at low-level, register cleared on read                                                      | SW can read the register, with write mask the register can be cleared (1 clears)                                             |
| Interrupt high, self clearing | ihsc   | Differentiates the input signal (low->high) register cleared on read                                            | SW can read the register                                                                                                     |
| Interrupt low, self clearing  | ilsc   | Differentiates the input signal (high->low) register cleared on read                                            | SW can read the register                                                                                                     |
| Interrupt high, mask clearing | ihmk   | Differentiates the input signal (high->low) register cleared with written mask                                  | SW can read the register, with write mask the register can be cleared                                                        |
| Interrupt low, mask clearing  | ilmk   | Differentiate sthe input signal (low->high) register cleared with written mask                                  | SW can read the register, with write mask the register can be cleared                                                        |
| Interrupt enable register     | ien    | Enables the interrupt source for interrupt generation                                                           | SW can read and write this register                                                                                          |
| latch_on_reset                | lor    | rw register, value is latched after first clock cycle after reset                                               | Register is readable and writable by SW                                                                                      |
| Read/write self clearing      | rwsc   | Register is used as input for the hw, the register will be cleared due to a HW mechanism.                       | Writing to the register generates a strobe signal for the HW (1 pdi clock cycle)<br>Register is readable and writable by SW. |

**Table 17 Registers Clock DomainsRegisters Clock Domains**

| Clock Short Name | Description |
|------------------|-------------|
|                  |             |

### 4.1.1 Serial Management Registers Description

#### Chip Identifier Register

| Chip_ID                  | Offset          | Reset Value            |
|--------------------------|-----------------|------------------------|
| Chip Identifier Register | 00 <sub>H</sub> | 0002 1120 <sub>H</sub> |



**Serial ManagementSerial Management Registers**

| Field | Bits | Type | Description                                                                                                                                                  |
|-------|------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| LUS_6 | 24   | ro   | <b>Port 6 Linkup Status</b><br>0 <sub>B</sub> , Link is not established<br>1 <sub>B</sub> , Link is established                                              |
| FC_5  | 23   | ro   | <b>Port 5 Flow Control Enable</b><br>0 <sub>B</sub> , Flow Control Disable<br>1 <sub>B</sub> , 802.3X on for full duplex or back pressure on for half duplex |
| DS_5  | 22   | ro   | <b>Port 5 Duplex Status</b><br>0 <sub>B</sub> , Half Duplex<br>1 <sub>B</sub> , Full Duplex                                                                  |
| SS_5  | 21   | ro   | <b>Port 5 Speed Status</b><br>0 <sub>B</sub> , 10 Mbit/s<br>1 <sub>B</sub> , 100 Mbit/s                                                                      |
| LUS_5 | 20   | ro   | <b>Port 5 Linkup Status</b><br>0 <sub>B</sub> , Link is not established<br>1 <sub>B</sub> , Link is established                                              |
| FC_4  | 19   | ro   | <b>Port 4 Flow Control Enable</b><br>0 <sub>B</sub> , Flow Control Disable<br>1 <sub>B</sub> , 802.3X on for full duplex or back pressure on for half duplex |
| DS_4  | 18   | ro   | <b>Port 4 Duplex Status</b><br>0 <sub>B</sub> , Half Duplex<br>1 <sub>B</sub> , Full Duplex                                                                  |
| SS_4  | 17   | ro   | <b>Port 4 Speed Status</b><br>0 <sub>B</sub> , 10 Mbit/s<br>1 <sub>B</sub> , 100 Mbit/s                                                                      |
| LUS_4 | 16   | ro   | <b>Port 4 Linkup Status</b><br>0 <sub>B</sub> , Link is not established<br>1 <sub>B</sub> , Link is established                                              |
| FC_3  | 15   | ro   | <b>Port 3 Flow Control Enable</b><br>0 <sub>B</sub> , Flow Control Disable<br>1 <sub>B</sub> , 802.3X on for full duplex or back pressure on for half duplex |
| DS_3  | 14   | ro   | <b>Port 3 Duplex Status</b><br>0 <sub>B</sub> , Half Duplex<br>1 <sub>B</sub> , Full Duplex                                                                  |
| SS_3  | 13   | ro   | <b>Port 3 Speed Status</b><br>0 <sub>B</sub> , 10 Mbit/s<br>1 <sub>B</sub> , 100 Mbit/s                                                                      |
| LUS_3 | 12   | ro   | <b>Port 3 Linkup Status</b><br>0 <sub>B</sub> , Link is not established<br>1 <sub>B</sub> , Link is established                                              |
| FC_2  | 11   | ro   | <b>Port 2 Flow Control Enable</b><br>0 <sub>B</sub> , Flow Control Disable<br>1 <sub>B</sub> , 802.3X on for full duplex or back pressure on for half duplex |
| DS_2  | 10   | ro   | <b>Port 2 Duplex Status</b><br>0 <sub>B</sub> , Half Duplex<br>1 <sub>B</sub> , Full Duplex                                                                  |


---

**Serial ManagementSerial Management Registers**

| Field | Bits | Type | Description                                                                                                                                                  |
|-------|------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SS_2  | 9    | ro   | <b>Port 2 Speed Status</b><br>0 <sub>B</sub> , 10 Mbit/s<br>1 <sub>B</sub> , 100 Mbit/s                                                                      |
| LUS_2 | 8    | ro   | <b>Port 2 Linkup Status</b><br>0 <sub>B</sub> , Link is not established<br>1 <sub>B</sub> , Link is established                                              |
| FC_1  | 7    | ro   | <b>Port 1 Flow Control Enable</b><br>0 <sub>B</sub> , Flow Control Disable<br>1 <sub>B</sub> , 802.3X on for full duplex or back pressure on for half duplex |
| DS_1  | 6    | ro   | <b>Port 1 Duplex Status</b><br>0 <sub>B</sub> , Half Duplex<br>1 <sub>B</sub> , Full Duplex                                                                  |
| SS_1  | 5    | ro   | <b>Port 1 Speed Status</b><br>0 <sub>B</sub> , 10 Mbit/s<br>1 <sub>B</sub> , 100 Mbit/s                                                                      |
| LUS_1 | 4    | ro   | <b>Port 1 Linkup Status</b><br>0 <sub>B</sub> , Link is not established<br>1 <sub>B</sub> , Link is established                                              |
| FC_0  | 3    | ro   | <b>Port 0 Flow Control Enable</b><br>0 <sub>B</sub> , Flow Control Disable<br>1 <sub>B</sub> , 802.3X on for full duplex or back pressure on for half duplex |
| DS_0  | 2    | ro   | <b>Port 0 Duplex Status</b><br>0 <sub>B</sub> , Half Duplex<br>1 <sub>B</sub> , Full Duplex                                                                  |
| SS_0  | 1    | ro   | <b>Port 0 Speed Status</b><br>0 <sub>B</sub> , 10 Mbit/s<br>1 <sub>B</sub> , 100 Mbit/s                                                                      |
| LUS_0 | 0    | ro   | <b>Port 0 Linkup Status</b><br>0 <sub>B</sub> , Link is not established<br>1 <sub>B</sub> , Link is established                                              |

**Port Status 1 Register**

|                               |                       |                              |
|-------------------------------|-----------------------|------------------------------|
| <b>PSR_1</b>                  | <b>Offset</b>         | <b>Reset Value</b>           |
| <b>Port Status 1 Register</b> | <b>02<sub>H</sub></b> | <b>0000 0000<sub>H</sub></b> |



| Field | Bits | Type | Description                                                                                                                                                         |
|-------|------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Res   | 31:5 | ro   | <b>Reserved</b><br>0 <sub>H</sub> , default                                                                                                                         |
| FC_8  | 4    |      | <b>Port 8 Flow Control Enable</b><br>0 <sub>B</sub> , Flow Control Disable<br>1 <sub>B</sub> , 802.3X on for full duplex or back pressure on for half duplex        |
| DS_8  | 3    |      | <b>Port 8 Duplex Status</b><br>0 <sub>B</sub> , Half Duplex<br>1 <sub>B</sub> , Full Duplex                                                                         |
| SS_8  | 2:1  |      | <b>Port 8 Speed Status</b><br>Two bits indicate the operating speed<br>00 <sub>B</sub> , 10 Mbit/s<br>01 <sub>B</sub> , 100 Mbit/s<br>1x <sub>B</sub> , 1000 Mbit/s |
| LUS_8 | 0    |      | <b>Port 8 Linkup Status</b><br>0 <sub>B</sub> , Link is not established<br>1 <sub>B</sub> , Link is established                                                     |

**Cable Broken Status Register**

|                                     |                       |                              |
|-------------------------------------|-----------------------|------------------------------|
| <b>CBSR</b>                         | <b>Offset</b>         | <b>Reset Value</b>           |
| <b>Cable Broken Status Register</b> | <b>03<sub>H</sub></b> | <b>0000 0000<sub>H</sub></b> |

|     |    |    |    |    |    |    |    |      |       |      |       |      |       |      |       |      |       |      |       |      |       |      |       |    |    |    |    |    |    |    |    |    |
|-----|----|----|----|----|----|----|----|------|-------|------|-------|------|-------|------|-------|------|-------|------|-------|------|-------|------|-------|----|----|----|----|----|----|----|----|----|
| 31  | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23   | 22    | 21   | 20    | 19   | 18    | 17   | 16    | 15   | 14    | 13   | 12    | 11   | 10    | 9    | 8     | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |    |
| Res |    |    |    |    |    |    |    | CB_7 | CBL_7 | CB_6 | CBL_6 | CB_5 | CBL_5 | CB_4 | CBL_4 | CB_3 | CBL_3 | CB_2 | CBL_2 | CB_1 | CBL_1 | CB_0 | CBL_0 |    |    |    |    |    |    |    |    |    |
| ro  |    |    |    |    |    |    |    | ro   | ro    | ro   | ro    | ro   | ro    | ro   | ro    | ro   | ro    | ro   | ro    | ro   | ro    | ro   | ro    | ro | ro | ro | ro | ro | ro | ro | ro | ro |

| Field | Bits  | Type | Description                                 |
|-------|-------|------|---------------------------------------------|
| Res   | 31:24 | ro   | <b>Reserved</b><br>0 <sub>H</sub> , default |
| CB_7  | 23    |      | <b>Port 7 Cable Broken</b>                  |
| CBL_7 | 22:21 |      | <b>Port 7 Cable Broken Length</b>           |
| CB_6  | 20    |      | <b>Port 6 Cable Broken</b>                  |
| CBL_6 | 19:18 |      | <b>Port 6 Cable Broken Length</b>           |
| CB_5  | 17    |      | <b>Port 5 Cable Broken</b>                  |
| CBL_5 | 16:15 |      | <b>Port 5 Cable Broken Length</b>           |
| CB_4  | 14    |      | <b>Port 4 Cable Broken</b>                  |
| CBL_4 | 13:12 |      | <b>Port 4 Cable Broken Length</b>           |
| CB_3  | 11    |      | <b>Port 3 Cable Broken</b>                  |
| CBL_3 | 10:9  |      | <b>Port 3 Cable Broken Length</b>           |
| CB_2  | 8     |      | <b>Port 2 Cable Broken</b>                  |
| CBL_2 | 7:6   |      | <b>Port 2 Cable Broken Length</b>           |
| CB_1  | 5     |      | <b>Port 1 Cable Broken</b>                  |
| CBL_1 | 4:3   |      | <b>Port 1 Cable Broken Length</b>           |
| CB_0  | 2     |      | <b>Port 0 Cable Broken</b>                  |
| CBL_0 | 1:0   |      | <b>Port 0 Cable Broken Length</b>           |

**Port 0 Receive Packet Count**

|                                    |                       |                              |
|------------------------------------|-----------------------|------------------------------|
| <b>RPC_0</b>                       | <b>Offset</b>         | <b>Reset Value</b>           |
| <b>Port 0 Receive Packet Count</b> | <b>04<sub>H</sub></b> | <b>0000 0000<sub>H</sub></b> |

|         |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|---------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31      | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Count_0 |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| ro      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

| Field   | Bits | Type | Description                        |
|---------|------|------|------------------------------------|
| Count_0 | 31:0 | ro   | <b>Port 0 Receive Packet Count</b> |

Other Port Registers have a similar structure as [RPC\\_0](#); see [Table 18](#).

**Table 18 Port Registers**


| Register Short Name | Register Long Name                | Offset Address  | Page Number |
|---------------------|-----------------------------------|-----------------|-------------|
| RPC_1               | Port 1 Receive Packet Count       | 05 <sub>H</sub> |             |
| RPC_2               | Port 2 Receive Packet Count       | 06 <sub>H</sub> |             |
| RPC_3               | Port 3 Receive Packet Count       | 07 <sub>H</sub> |             |
| RPC_4               | Port 4 Receive Packet Count       | 08 <sub>H</sub> |             |
| RPC_5               | Port 5 Receive Packet Count       | 09 <sub>H</sub> |             |
| RPC_6               | Port 6 Receive Packet Count       | 0A <sub>H</sub> |             |
| RPC_7               | Port 7 Receive Packet Count       | 0B <sub>H</sub> |             |
| RPC_8               | Port 8 Receive Packet Count       | 0C <sub>H</sub> |             |
| RPBC_0              | Port 0 Receive Packet Byte Count  | 0E <sub>H</sub> |             |
| RPBC_1              | Port 1 Receive Packet Byte Count  | 0F <sub>H</sub> |             |
| RPBC_2              | Port 2 Receive Packet Byte Count  | 05 <sub>H</sub> |             |
| RPBC_3              | Port 3 Receive Packet Byte Count  | 10 <sub>H</sub> |             |
| RPBC_4              | Port 4 Receive Packet Byte Count  | 11 <sub>H</sub> |             |
| RPBC_5              | Port 5 Receive Packet Byte Count  | 12 <sub>H</sub> |             |
| RPBC_6              | Port 6 Receive Packet Byte Count  | 13 <sub>H</sub> |             |
| RPBC_7              | Port 7 Receive Packet Byte Count  | 14 <sub>H</sub> |             |
| RPBC_8              | Port 8 Receive Packet Byte Count  | 15 <sub>H</sub> |             |
| TPC_0               | Port 0 Transmit Packet Count      | 16 <sub>H</sub> |             |
| TPC_1               | Port 1 Transmit Packet Count      | 17 <sub>H</sub> |             |
| TPC_2               | Port 2 Transmit Packet Count      | 18 <sub>H</sub> |             |
| TPC_3               | Port 3 Transmit Packet Count      | 19 <sub>H</sub> |             |
| TPC_4               | Port 4 Transmit Packet Count      | 1A <sub>H</sub> |             |
| TPC_5               | Port 5 Transmit Packet Count      | 1B <sub>H</sub> |             |
| TPC_6               | Port 6 Transmit Packet Count      | 1C <sub>H</sub> |             |
| TPC_7               | Port 7 Transmit Packet Count      | 1D <sub>H</sub> |             |
| TPC_8               | Port 8 Transmit Packet Count      | 1E <sub>H</sub> |             |
| TPBC_0              | Port 0 Transmit Packet Byte Count | 1F <sub>H</sub> |             |
| TPBC_1              | Port 1 Transmit Packet Byte Count | 20 <sub>H</sub> |             |
| TPBC_2              | Port 2 Transmit Packet Byte Count | 21 <sub>H</sub> |             |
| TPBC_3              | Port 3 Transmit Packet Byte Count | 22 <sub>H</sub> |             |
| TPBC_4              | Port 4 Transmit Packet Byte Count | 23 <sub>H</sub> |             |
| TPBC_5              | Port 5 Transmit Packet Byte Count | 24 <sub>H</sub> |             |
| TPBC_6              | Port 6 Transmit Packet Byte Count | 25 <sub>H</sub> |             |
| TPBC_7              | Port 7 Transmit Packet Byte Count | 26 <sub>H</sub> |             |

**Table 18 Port Registers (cont'd)**

| Register Short Name | Register Long Name                | Offset Address  | Page Number |
|---------------------|-----------------------------------|-----------------|-------------|
| TPBC_8              | Port 8 Transmit Packet Byte Count | 27 <sub>H</sub> |             |
| CC_0                | Port 0 Collision Count            | 28 <sub>H</sub> |             |
| CC_1                | Port 1 Collision Count            | 29 <sub>H</sub> |             |
| CC_2                | Port 2 Collision Count            | 2A <sub>H</sub> |             |
| CC_3                | Port 3 Collision Count            | 2B <sub>H</sub> |             |
| CC_4                | Port 4 Collision Count            | 2C <sub>H</sub> |             |
| CC_5                | Port 5 Collision Count            | 2D <sub>H</sub> |             |
| CC_6                | Port 6 Collision Count            | 2E <sub>H</sub> |             |
| CC_7                | Port 7 Collision Count            | 2F <sub>H</sub> |             |
| CC_8                | Port 8 Collision Count            | 30 <sub>H</sub> |             |
| EC_0                | Port 0 Error Count                | 31 <sub>H</sub> |             |
| EC_1                | Port 1 Error Count                | 32 <sub>H</sub> |             |
| EC_2                | Port 2 Error Count                | 33 <sub>H</sub> |             |
| EC_3                | Port 3 Error Count                | 34 <sub>H</sub> |             |
| EC_4                | Port 4 Error Count                | 35 <sub>H</sub> |             |
| EC_5                | Port 5 Error Count                | 36 <sub>H</sub> |             |
| EC_6                | Port 6 Error Count                | 37 <sub>H</sub> |             |
| EC_7                | Port 7 Error Count                | 38 <sub>H</sub> |             |
| EC_8                | Port 8 Error Count                | 39 <sub>H</sub> |             |

**Over Flow Flag 0 Register**

|                                  |                       |                              |
|----------------------------------|-----------------------|------------------------------|
| <b>OFFR_0</b>                    | <b>Offset</b>         | <b>Reset Value</b>           |
| <b>Over Flow Flag 0 Register</b> | <b>3A<sub>H</sub></b> | <b>0000 0000<sub>H</sub></b> |



| Field | Bits | Type | Description                                       |
|-------|------|------|---------------------------------------------------|
| P8    | 17   | ro   | <b>Overflow of Port Receive Packet Byte Count</b> |
| P7    | 16   | ro   |                                                   |
| P6    | 15   | ro   |                                                   |
| P5    | 14   | ro   |                                                   |
| P4    | 13   | ro   |                                                   |
| P3    | 12   | ro   |                                                   |
| P2    | 11   | ro   |                                                   |
| P1    | 10   | ro   |                                                   |
| P0    | 9    | ro   |                                                   |
| P8    | 8    | ro   | <b>Overflow of Port Receive Packet Count</b>      |
| P7    | 7    | ro   |                                                   |
| P6    | 6    | ro   |                                                   |
| P5    | 5    | ro   |                                                   |
| P4    | 4    | ro   |                                                   |
| P3    | 3    | ro   |                                                   |
| P2    | 2    | ro   |                                                   |
| P1    | 1    | ro   |                                                   |
| P0    | 0    | ro   |                                                   |

## Over Flow Flag 1 Register

|                           |                 |                        |
|---------------------------|-----------------|------------------------|
| OFFR_1                    | Offset          | Reset Value            |
| Over Flow Flag 1 Register | 3B <sub>H</sub> | 0000 0000 <sub>H</sub> |

|     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 31  | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |    |
| Res |    |    |    |    |    |    |    |    |    |    |    |    |    | P8 | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 | P8 | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |    |
|     |    |    |    |    |    |    |    |    |    |    |    |    |    | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro |

| Field | Bits | Type | Description                                 |
|-------|------|------|---------------------------------------------|
| P8    | 17   | ro   | Overflow of Port Transmit Packet Byte Count |
| P7    | 16   | ro   |                                             |
| P6    | 15   | ro   |                                             |
| P5    | 14   | ro   |                                             |
| P4    | 13   | ro   |                                             |
| P3    | 12   | ro   |                                             |
| P2    | 11   | ro   |                                             |
| P1    | 10   | ro   |                                             |
| P0    | 9    | ro   |                                             |
| P8    | 8    | ro   | Overflow of Port Transmit Packet Count      |
| P7    | 7    | ro   |                                             |
| P6    | 6    | ro   |                                             |
| P5    | 5    | ro   |                                             |
| P4    | 4    | ro   |                                             |
| P3    | 3    | ro   |                                             |
| P2    | 2    | ro   |                                             |
| P1    | 1    | ro   |                                             |
| P0    | 0    | ro   |                                             |

**Over Flow Flag 2 Register**

|                                  |                       |                              |
|----------------------------------|-----------------------|------------------------------|
| <b>OFFR_2</b>                    | <b>Offset</b>         | <b>Reset Value</b>           |
| <b>Over Flow Flag 2 Register</b> | <b>3C<sub>H</sub></b> | <b>0000 0000<sub>H</sub></b> |


|     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |
|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 31  | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| Res |    |    |    |    |    |    |    |    |    |    |    |    |    | P8 | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 | P8 | P7 | P6 | P5 | P4 | P3 | P2 | P1 | P0 |
|     |    |    |    |    |    |    |    |    |    |    |    |    |    | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro | ro |

| Field | Bits | Type | Description                             |
|-------|------|------|-----------------------------------------|
| P8    | 17   | ro   | <b>Overflow of Port Error Count</b>     |
| P7    | 16   | ro   |                                         |
| P6    | 15   | ro   |                                         |
| P5    | 14   | ro   |                                         |
| P4    | 13   | ro   |                                         |
| P3    | 12   | ro   |                                         |
| P2    | 11   | ro   |                                         |
| P1    | 10   | ro   |                                         |
| P0    | 9    | ro   |                                         |
| P8    | 8    | ro   | <b>Overflow of Port Collision Count</b> |
| P7    | 7    | ro   |                                         |
| P6    | 6    | ro   |                                         |
| P5    | 5    | ro   |                                         |
| P4    | 4    | ro   |                                         |
| P3    | 3    | ro   |                                         |
| P2    | 2    | ro   |                                         |
| P1    | 1    | ro   |                                         |
| P0    | 0    | ro   |                                         |

## 4.2 Serial Interface Timing

ADM6999/X serial chip internal counter or EEPROM access timing.

- EESK: Similar as MDC signal
- EDI: Similar as MDIO
- ECS: Must keep low



**Figure 11 Serial Interface Timing X**


- Preamble: At least 32 continuous 1
- Start: 01 (2 bits)
- Opcode: 10 (2 bits, Only supports read command)
- Table select: 1/Counter, 0/ EEPROM (1 bit)
- Register Address: Read Target register address (7 bits)
- TA: Turn Around
- Register Data: 32 bit data
- Counter output bit sequence is bit 31 to bit 0

If user read EEPROM then 32 bits data will be separated in two EEPROM registers. The sequence is:

- Register + 1, Register (Register is even number)
- Register, Register - 1 (Register is Odd number)
- Example: Read Register 00h then ADM6999/X will drive 01<sub>H</sub> & 00<sub>H</sub>
- Read Register 03h then ADM6999/X will drive 03<sub>H</sub> & 02<sub>H</sub>
- Idle: EESK must send at least one clock at idle time

ADM6999/X issue Reset internal counter command


- EESK: Similar as MDC signal
- EDI: Similar as MDIO
- ECS: Must keep low


**Figure 12 Serial Interface Timing Y**

- Preamble: At least 32 continuous "1"
- Start: 01 (2 bits)
- Opcode: 01 (2 bits, Reset command)
- Device Address: Chip physical address as PHYAS[1:0]
- Reset\_type: Reset counter by port number or by counter index
  - 1: Clear dedicate port's all counters
  - 0: Clear dedicate counter
- Port\_number or counter index: User defines clear port or counter
- Idle: EECK must send at least one clock at idle time

## 5 TX/FX Interface

### 5.1 TP Interface




**Figure 13 TP Interface**

Transformer requirement:

- TX/RX rate 1:1
- TX/RX central tap connect together to VCCA2.

User can change TX/RX pin for easy layout but do not change polarity. ADM6999/X supports auto polarity on receiving side.

### 5.2 FX Interface



**Figure 14 FX Interface**

## 6 DC Characteristics

**Table 19 Absolute Maximum Ratings**

| Parameter            | Symbol      | Values |      |                | Unit | Note / Test Condition |
|----------------------|-------------|--------|------|----------------|------|-----------------------|
|                      |             | Min.   | Typ. | Max.           |      |                       |
| Power Supply         | $V_{CC}$    | -0.3   | —    | 3.63           | V    | —                     |
| TX line driver       | $V_{cca2}$  | —      | —    | 1.8            | V    | —                     |
| PLL voltage          | $V_{ccpll}$ | —      | —    | 1.8            | V    | —                     |
| Digital core voltage | $V_{ccik}$  | —      | —    | 1.8            | V    | —                     |
| Input Voltage        | $V_{IN}$    | -0.3   | —    | $V_{CC} + 0.3$ | V    | —                     |
| Output Voltage       | $V_{out}$   | -0.3   | —    | $V_{CC} + 0.3$ | V    | —                     |
| Storage Temperature  | $T_{STG}$   | -55    | —    | 155            | °C   | —                     |
| Power Dissipation    | PD          | —      | —    | 1.8            | W    | —                     |
| ESD Rating           | ESD         | —      | —    | 2 kV           | V    | —                     |

**Table 20 Recommended Operating Conditions**


| Parameter                      | Symbol      | Values |      |          | Unit | Note / Test Condition |
|--------------------------------|-------------|--------|------|----------|------|-----------------------|
|                                |             | Min.   | Typ. | Max.     |      |                       |
| Power Supply                   | $V_{CC}$    | 2.8    | 3.3  | 3.465    | V    | —                     |
| TX line driver                 | $V_{cca2}$  | 1.7    | 1.8  | 1.9      | V    | —                     |
| PLL voltage                    | $V_{ccpll}$ | 1.7    | 1.8  | 1.9      | V    | —                     |
| Digital core voltage           | $V_{ccik}$  | 1.7    | 1.8  | 1.9      | V    | —                     |
| Input Voltage                  | $V_{in}$    | 0      | —    | $V_{CC}$ | V    | —                     |
| Power consumption              | PC          | —      | 1.8  | —        | W    | —                     |
| Junction Operating Temperature | $T_j$       | 0      | 25   | 115      | °C   | —                     |

**Table 21 DC Electrical Characteristics for 3.3 V Operation<sup>1)</sup>**


| Parameter                     | Symbol   | Values         |      |                | Unit | Note / Test Condition                       |
|-------------------------------|----------|----------------|------|----------------|------|---------------------------------------------|
|                               |          | Min.           | Typ. | Max.           |      |                                             |
| Input Low Voltage             | $V_{IL}$ | —              | —    | $0.3 * V_{CC}$ | V    | CMOS                                        |
| Input High Voltage            | $V_{IH}$ | $0.7 * V_{CC}$ | —    | —              | V    | CMOS                                        |
| Output Low Voltage            | $V_{OL}$ | —              | —    | 0.4            | V    | CMOS                                        |
| Output High Voltage           | $V_{OH}$ | $0.7 * V_{CC}$ | —    | —              | V    | CMOS                                        |
| Input Pull-up/down Resistance | $R_I$    | —              | 100  | —              | kΩ   | $V_{IL} = 0 \text{ V}$ or $V_{IH} = V_{CC}$ |

1) (under  $V_{CC} = 3.0 \text{ V} \sim 3.6 \text{ V}$ ,  $T_j = 0 \text{ °C} \sim 115 \text{ °C}$ )

## 7 AC Characteristics


**Figure 15 Power On Reset**
**Table 22 Power On Reset**


| Parameter                 | Symbol     | Values |      |      | Unit | Note / Test Condition |
|---------------------------|------------|--------|------|------|------|-----------------------|
|                           |            | Min.   | Typ. | Max. |      |                       |
| RST Low Period            | $T_{RST}$  | 100    | –    | –    | ms   | –                     |
| Start of Idle Pulse Width | $T_{CONF}$ | 100    | –    | –    | ns   | –                     |


**Figure 16 EEPROM Data Timing**
**Table 23 EEPROM Data Timing**

| Parameter                      | Symbol     | Values |      |      | Unit | Note / Test Condition |
|--------------------------------|------------|--------|------|------|------|-----------------------|
|                                |            | Min.   | Typ. | Max. |      |                       |
| EESK Period                    | $T_{ESK}$  | –      | 5120 | –    | ns   | –                     |
| EESK Low Period                | $T_{ESKL}$ | 2550   | –    | 2570 | ns   | –                     |
| EESK High Period               | $T_{ESKH}$ | 2550   | –    | 2570 | ns   | –                     |
| EEDI to EESK Rising Setup Time | $T_{ERDS}$ | 10     | –    | –    | ns   | –                     |


**Table 23** EEPROM Data Timing (cont'd)

| Parameter                              | Symbol     | Values |      |      | Unit | Note / Test Condition |
|----------------------------------------|------------|--------|------|------|------|-----------------------|
|                                        |            | Min.   | Typ. | Max. |      |                       |
| EEDI to EESK Rising Hold Time          | $T_{ERDH}$ | 10     | –    | –    | ns   | –                     |
| EESK Falling to EEDO Output Delay Time | $T_{EWDD}$ | –      | –    | 20   | ns   | –                     |



**Figure 17** 10Base-TX MII Input Timing

**Table 24** 10Base-TX MII Input Timing

| Parameter                                        | Symbol    | Values |      |      | Unit | Note / Test Condition |
|--------------------------------------------------|-----------|--------|------|------|------|-----------------------|
|                                                  |           | Min.   | Typ. | Max. |      |                       |
| MII_TXCLK Period                                 | $T_{CK}$  | –      | 400  | –    | ns   | –                     |
| MII_TXCLK Low Period                             | $T_{CKL}$ | 160    | –    | 240  | ns   | –                     |
| MII_TXCLK High Period                            | $T_{CKH}$ | 160    | –    | 240  | ns   | –                     |
| MII_TXD, MII_TXEN to MII_TXCLK Rising Setup Time | $T_{TXS}$ | 10     | –    | –    | ns   | –                     |
| MII_TXD, MII_TXEN to MII_TXCLK Rising Hold Time  | $T_{TXH}$ | 10     | –    | –    | ns   | –                     |



**Figure 18 10Base-TX MII Output Timing**
**Table 25 10Base-TX MII Output Timing**

| Parameter                                                   | Symbol     | Values |      |      | Unit | Note / Test Condition |
|-------------------------------------------------------------|------------|--------|------|------|------|-----------------------|
|                                                             |            | Min.   | Typ. | Max. |      |                       |
| MII_RXCLK Period                                            | $T_{CK}$   | –      | 400  | –    | ns   | –                     |
| MII_RXCLK Low Period                                        | $T_{CKL}$  | 160    | –    | 240  | ns   | –                     |
| MII_RXCLK High Period                                       | $T_{CKH}$  | 160    | –    | 240  | ns   | –                     |
| MII_CRS Rising to MII_RXDV Rising                           | $T_{CSVA}$ | 0      | –    | 10   | ns   | –                     |
| MII_RXCLK Rising to MII_RXD, MII_RXDV, MII_CRS Output Delay | $T_{RXOD}$ | 200    | –    | –    | ns   | –                     |



**Figure 19 100Base-TX MII Input Timing**

**Table 26 100Base-TX MII Input Timing**


| Parameter                                        | Symbol    | Values |      |      | Unit | Note / Test Condition |
|--------------------------------------------------|-----------|--------|------|------|------|-----------------------|
|                                                  |           | Min.   | Typ. | Max. |      |                       |
| MII_TXCLK Period                                 | $T_{CK}$  | –      | 40   | –    | ns   | –                     |
| MII_TXCLK Low Period                             | $T_{CKL}$ | 16     | –    | 24   | ns   | –                     |
| MII_TXCLK High Period                            | $T_{CKH}$ | 16     | –    | 24   | ns   | –                     |
| MII_TXD, MII_TXEN to MII_TXCLK Rising Setup Time | $T_{TXS}$ | 10     | –    | –    | ns   | –                     |
| MII_TXD, MII_TXEN to MII_TXCLK Rising Hold Time  | $T_{TXH}$ | 10     | –    | –    | ns   | –                     |


**Figure 20 100Base-TX MII Output Timing**
**Table 27 100Base-TX MII Output Timing**


| Parameter                                                   | Symbol     | Values |      |      | Unit | Note / Test Condition |
|-------------------------------------------------------------|------------|--------|------|------|------|-----------------------|
|                                                             |            | Min.   | Typ. | Max. |      |                       |
| MII_RXCLK Period                                            | $T_{CK}$   | –      | 40   | –    | ns   | –                     |
| MII_RXCLK Low Period                                        | $T_{CKL}$  | 16     | –    | 24   | ns   | –                     |
| MII_RXCLK High Period                                       | $T_{CKH}$  | 16     | –    | 24   | ns   | –                     |
| MII_CRS Rising to MII_RXDV Rising                           | $T_{CSVA}$ | 0      | –    | 10   | ns   | –                     |
| MII_RXCLK Rising to MII_RXD, MII_RXDV, MII_CRS Output Delay | $T_{RXOD}$ | 20     | –    | 30   | ns   | –                     |


**Figure 21 Reduce MII Timing**
**Table 28 Reduce MII Timing**

| Parameter                              | Symbol    | Values |      |      | Unit | Note / Test Condition |
|----------------------------------------|-----------|--------|------|------|------|-----------------------|
|                                        |           | Min.   | Typ. | Max. |      |                       |
| RMII_REFCLK Period                     | $T_{CK}$  | —      | 20   | —    | ns   | —                     |
| RMII_REFCLK Low Period                 | $T_{CKL}$ | —      | 10   | —    | ns   | —                     |
| RMII_REFCLK High Period                | $T_{CKH}$ | —      | 10   | —    | ns   | —                     |
| TXEN, TXD to REFCLK rising setup time  | $T_{TXS}$ | 4      | —    | —    | ns   | —                     |
| TXE, TXD to REFCLK rising hold time    | $T_{TXH}$ | 2      | —    | —    | ns   | —                     |
| CRSDV, RXD to REFCLK rising setup time | $T_{RXS}$ | 4      | —    | —    |      | —                     |
| CRSDV, RXD to REFCLK rising hold time  | $T_{RXH}$ | 2      | —    | —    |      | —                     |



**Figure 22 GPSI (7-wire) Input Timing**
**Table 29 GPSI (7-wire) Input Timing**

| Parameter                                           | Symbol    | Values |      |      | Unit | Note / Test Condition |
|-----------------------------------------------------|-----------|--------|------|------|------|-----------------------|
|                                                     |           | Min.   | Typ. | Max. |      |                       |
| GPSI_TXCLK Period                                   | $T_{CK}$  | –      | 100  | –    | ns   | –                     |
| GPSI_TXCLK Low Period                               | $T_{CKL}$ | 40     | –    | 60   | ns   | –                     |
| GPSI_TXCLK High Period                              | $T_{CKH}$ | 40     | –    | 60   | ns   | –                     |
| GPSI_TXD, GPSI_TXEN to GPSI_TXCLK Rising Setup Time | $T_{TXS}$ | 10     | –    | –    | ns   | –                     |
| GPSI_TXD, GPSI_TXEN to GPSI_TXCLK Rising Hold Time  | $T_{TXH}$ | 10     | –    | –    | ns   | –                     |


**Figure 23 GPSI (7-wire) Output Timing**

**Table 30 GPSI (7-wire) Output Timing**

| Parameter                                           | Symbol    | Values |      |      | Unit | Note / Test Condition |
|-----------------------------------------------------|-----------|--------|------|------|------|-----------------------|
|                                                     |           | Min.   | Typ. | Max. |      |                       |
| GPSI_RXCLK Period                                   | $T_{CK}$  | –      | 100  | –    | ns   | –                     |
| GPSI_RXCLK Low Period                               | $T_{CKL}$ | 40     | –    | 60   | ns   | –                     |
| GPSI_RXCLK High Period                              | $T_{CKH}$ | 40     | –    | 60   | ns   | –                     |
| GPSI_RXCLK Rising to GPSI_CRG/GPSI_COL Output Delay | $T_{OD}$  | 50     | –    | 70   | ns   | –                     |


**Figure 24 SMI Timing**
**Table 31 SMI Timing**

| Parameter                                          | Symbol    | Values |      |      | Unit | Note / Test Condition |
|----------------------------------------------------|-----------|--------|------|------|------|-----------------------|
|                                                    |           | Min.   | Typ. | Max. |      |                       |
| EESK Period                                        | $T_{CK}$  | 20     | –    | –    | ns   | –                     |
| EESK Low Period                                    | $T_{CKL}$ | 10     | –    | –    | ns   | –                     |
| EESK High Period                                   | $T_{CKH}$ | 10     | –    | –    | ns   | –                     |
| EEDI to EESK rising setup time on read/write cycle | $T_{SDS}$ | 4      | –    | –    | ns   | –                     |
| EEDI to EESK rising hold time on read/write cycle  | $T_{SDH}$ | 2      | –    | –    | ns   | –                     |

## 8 Package Outlines




Figure 25 128 Pin PQFP Package

[www.infineon.com](http://www.infineon.com)