# PRELIMINARY

# 16-Mbit (1M x 16) Static RAM

#### **Features**

- · High speed
  - $t_{AA} = 10 \text{ ns}$
- · Low active power
  - I<sub>CC</sub> = 125 mA @ 10 ns
- Low CMOS standby power
  - $I_{SB2} = 25 \text{ mA}$
- Operating voltages of 3.3 ± 0.3V
- · 2.0V data retention
- Automatic power-down when deselected
- . TTL-compatible inputs and outputs
- Easy memory expansion with CE<sub>1</sub> and CE<sub>2</sub> features
- Available in Pb-free 54-pin TSOP II package and 48-ball VFBGA packages

#### **Functional Description**


The CY7C1061DV33 is a high-performance CMOS Static RAM organized as 1,048,576 words by 16 bits.

Writing to the device is accomplished by enabling the chip  $(\overline{CE}_1 \text{ LOW})$  and  $CE_2 \text{ HIGH}$ ) while forcing the Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_1$ 9). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_1$ 5) is written into the location specified on the address pins (A $_0$  through A $_1$ 9).

Reading from the device is accomplished by enabling the chip by taking  $\overline{CE}_1$  LOW and  $CE_2$  HIGH while forcing the Output Enable (OE) LOW and the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O $_8$  to I/O $_{15}$ . See the truth table at the back of this data sheet for a complete description of Read and Write modes.

The input/output pins (I/O $_0$  through I/O $_{15}$ ) are placed <u>in a</u> high-impedance state when the device is deselected ( $\overline{CE}_1$  <u>HIGH/CE $_2$  LOW</u>), the outputs <u>are disabled ( $\overline{OE}$  HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a Write operation ( $\overline{CE}_1$  LOW,  $\overline{CE}_2$  HIGH, and  $\overline{WE}$  LOW).</u>

The CY7C1061DV33 is available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout, and a 48-ball Very fine-pitch ball grid array (VFBGA) package






#### **Selection Guide**

	-10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	125	mA
Maximum CMOS Standby Current	25	mA

# Pin Configuration<sup>[1]</sup>

#### 48-ball VFBGA

(**Top View)**1 2 3 4 5 6



#### Note:

1. NC pins are not connected on the die



#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....-65°C to +150°C

Ambient Temperature with

Power Applied ......55°C to +125°C

Supply Voltage on  $V_{CC}$  Relative to  $\mbox{GND}^{[2]}$  .... –0.5V to +4.6V

DC Voltage Applied to Outputs

in High-Z State<sup>[2]</sup>.....–0.5V to  $V_{CC}$  + 0.5V

DC Input Voltage<sup>[2]</sup>.....-0.5V to  $V_{CC}$  + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	
Latch-up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Industrial	–40°C to +85°C	$3.3V \pm 0.3V$

#### DC Electrical Characteristics Over the Operating Range

			-10		
Parameter	Description	Test Conditions <sup>[7]</sup>	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$	2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	$V_{CC} + 0.3$	V
V <sub>IL</sub>	Input LOW Voltage <sup>[2]</sup>		-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$	-1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$ , Output Disabled	-1	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.$ , $f = f_{MAX} = 1/t_{RC}$ , $I_{OUT} = 0$ mA CMOS levels		125	mA
I <sub>SB1</sub>	Automatic CE Power-down Current —TTL Inputs	$CE_2 \le V_{IL}$ , Max. $V_{CC}$ , $\overline{CE} \ge V_{IH}$ $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$		30	mA
I <sub>SB2</sub>	Automatic CE Power-down Current —CMOS Inputs	$CE_2 \le 0.3V$ , Max. $V_{CC}$ , $\overline{CE} \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ , or $V_{IN} \le 0.3V$ , $f = 0$		25	mA


### Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	TSOP II	VFBGA	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = 3.3$ V	6	8	pF
C <sub>OUT</sub>	I/O Capacitance		8	10	pF

#### Thermal Resistance<sup>[3]</sup>

Parameter	Description	Test Conditions	All-Packages	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)		TBD	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)	four-layer printed circuit board	TBD	°C/W

#### AC Test Loads and Waveforms<sup>[4]</sup>



#### Notes:

- 2.  $V_{\rm IL}$  (min.) = -2.0V and  $V_{\rm IH}$ (max) =  $V_{\rm CC}$  + 2V for pulse durations of less than 20 ns.
- 3. Tested initially and after any design or process changes that may affect these parameters.
- Valid SRAM operation does not occur until the power supplies have reached the minimum operating V<sub>DD</sub> (3.0V). 100μs (t<sub>power</sub>) after reaching the minimum operating V<sub>DD</sub>, normal SRAM operation can begin including reduction in V<sub>DD</sub> to the data retention (V<sub>CCDR</sub>, 2.0V) voltage.

Document #: 38-05476 Rev. \*C



### AC Switching Characteristics Over the Operating Range [5]

		_	10	
Parameter	Description	Min.	Max.	Unit
Read Cycle	•	<u>.</u>		
t <sub>power</sub>	V <sub>CC</sub> (typical) to the first access <sup>[6]</sup>	100		μS
t <sub>RC</sub>	Read Cycle Time	10		ns
t <sub>AA</sub>	Address to Data Valid		10	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Data Valid		10	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5	ns
t <sub>LZOE</sub>	OE LOW to Low-Z	1		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[7]</sup>		5	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Low-Z <sup>[7]</sup>	3		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to High-Z <sup>[7]</sup>		5	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Power-Up <sup>[8]</sup>	0		ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to Power-Down <sup>[8]</sup>		10	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		5	ns
t <sub>LZBE</sub>	Byte Enable to Low-Z	1		ns
t <sub>HZBE</sub>	Byte Disable to High-Z		5	ns
Write Cycle <sup>[9, 10]</sup>	·	<u>.</u>		
t <sub>WC</sub>	Write Cycle Time	10		ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Write End	7		ns
t <sub>AW</sub>	Address Set-up to Write End	7		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	7		ns
t <sub>SD</sub>	Data Set-up to Write End	5.5		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[7]</sup>	3		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[7]</sup>		5	ns
t <sub>BW</sub>	Byte Enable to End of Write	7		ns

#### Notes:

8. These parameters are guaranteed by design and are not tested.

<sup>5.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. Test conditions for the Read cycle use output loading shown in part a) of the AC test loads, unless specified otherwise.

6. t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at typical V<sub>CC</sub> values until the first memory access can be performed.

7. t<sub>HZOE</sub>, t<sub>HZOE</sub>, t<sub>HZOE</sub>, t<sub>HZOE</sub>, t<sub>LZOE</sub>, t<sub>LZOE</sub>, t<sub>LZOE</sub>, t<sub>LZDE</sub> are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured ±200 mV from steady-state voltage.


Inese parameters are guaranteed by design and are not tested.
 The internal Write time of the memory is defined by the overlap of CE<sub>1</sub> LOW (CE<sub>2</sub> HIGH) and WE LOW. Chip enables must be active and WE and byte enables must be LOW to initiate a Write, and the transition of any of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.
 The minimum Write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



#### Data Retention Characteristics (Over the Operating Range)


Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		2			V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = 2V, \overline{CE}_1 \ge V_{CC} - 0.2V, \ CE_2 \le 0.2V, \ V_{IN} \ge V_{CC} - 0.2V \text{ or } \ V_{IN} \le 0.2V$			25	mA
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[11]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

#### **Data Retention Waveform**



### **Switching Waveforms**


Read Cycle No. 1<sup>[12,13]</sup>




- 11. Full device operation requires lin<u>ear</u>  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \ge 50 \,\mu s$  or stable at  $V_{CC(min.)} \ge 50 \,\mu s$  12. <u>Dev</u>ice is continuously selected. <u>OE</u>, <u>CE</u>, <u>BHE</u> and/or <u>BHE</u> =  $V_{IL}$ . <u>CE</u><sub>2</sub> =  $V_{IH}$ . 13. <u>WE</u> is HIGH for Read cycle.



# Switching Waveforms (continued) Read Cycle No. 2(OE Controlled)[13,14]



Write Cycle No. 1(CE Controlled)[15,16,17]



- 14. Address valid prior to or coincident with  $\overline{CE}_1$  transition LOW and  $CE_2$  transition HIGH.

  15. Data I/O is high-impedance if  $\overline{OE}$  or  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IH}$ .


  16. If  $\overline{CE}_1$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.

  17.  $\overline{CE}$  is a shorthand combination of both  $\overline{CE}_1$  and  $\overline{CE}_2$  combined. It is active LOW.




# Switching Waveforms (continued)

# Write Cycle No. 2(BLE or BHE Controlled)



Write Cycle No. 3(WE Controlled, OE LOW)[15,16,17]





#### **Truth Table**


CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	BLE	BHE	I/O <sub>0</sub> -I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Χ	Χ	Χ	Χ	Х	High-Z	High-Z	Power-down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	Х	Х	High-Z	High-Z	Power-down	Standby (I <sub>SB</sub> )
L	Н	L	Η	L	L	Data Out	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Н	Data Out	High-Z	Read Lower Bits Only	Active (I <sub>CC</sub> )
L	Н	L	Н	Н	L	High-Z	Data Out	Read Upper Bits Only	Active (I <sub>CC</sub> )
L	Н	Χ	L	L	L	Data In	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	Н	Χ	L	L	Н	Data In	High-Z	Write Lower Bits Only	Active (I <sub>CC</sub> )
L	Н	Х	L	Н	L	High-Z	Data In	Write Upper Bits Only	Active (I <sub>CC</sub> )
L	Н	Н	Н	Х	Х	High-Z	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )


# **Ordering Information**


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1061DV33-10ZXI	51-85160	54-pin TSOP II (Pb-Free)	Industrial
	CY7C1061DV33-10BVXI	51-85178	48-ball Very Fine Pitch Ball Grid Array (8 x 9.5 x 1 mm) (Pb-Free)	


### **Package Diagrams**

#### 54-pin TSOP Type II (51-85160)












#### Package Diagrams (continued)

#### 48-ball FBGA (8 x 9.5 x 1 mm) (51-85178)



All products and company names mentioned in this document may be the trademarks of their respective holders.



#### **Document History Page**

Document Title: CY7C1061DV33 16-Mbit (1M x 16) Static RAM Document Number: 38-05476 Orig. of Issue Date ECN NO. REV. Change **Description of Change** Advance Data sheet for C9 IPP 201560 See ECN SWI \*A 233748 See ECN **RKF** 1.AC, DC parameters are modified as per EROS (Spec # 01-2165) 2.Pb-free offering in the 'ordering information' \*В 469420 See ECN NXR Converted from Advance Information to Preliminary Corrected typo in the Document Title Removed -8 and -12 speed bins from product offering Removed Commercial Operating Range Changed 2G ball of FBGA and pin #40 of TSOPII from DNU to NC Included the Maximum ratings for Static Discharge Voltage and Latch Up Current on page #3 Changed I<sub>CC(Max)</sub> from 220 mA to 125 mA Changed I<sub>SB1(Max)</sub> from 70 mA to 30 mA Changed I<sub>SB2(Max)</sub> from 40 mA to 25 mA Specified the Overshoot spec in fortnote # 1. Updated the Ordering Information Table \*C 499604 See ECN NXR Added note# 1 for NC pins Updated Test Condition for  $I_{CC}$  in DC Electrical Characteristics table Updated the 48-ball FBGA Package