

# CMOS 16-Bit, 468.75 kHz, Sigma-Delta ADC

AD7721

#### **FEATURES**


16-Bit Sigma-Delta ADC
468.75 kHz Output Word Rate (OWR)
No Missing Codes
Low-Pass Digital Filter
High Speed Serial Interface
Linear Phase
229.2 kHz Input Bandwidth
Power Supplies: AV<sub>DD</sub>, DV<sub>DD</sub>: +5 V ± 5%
Standby Mode (70 μW)
Parallel Mode (12-Bit/312.5 kHz OWR)

#### **GENERAL DESCRIPTION**

The AD7721 is a complete low power, 12-/16-bit, sigma-delta ADC. The part operates from a +5 V supply and accepts a differential input of 0 V to 2.5 V or  $\pm 1.25$  V. The analog input is continuously sampled by an analog modulator at twice the clock frequency eliminating the need for external sample-and-hold circuitry. The modulator output is processed by two finite impulse response (FIR) digital filters in series. The on-chip filtering reduces the external antialias requirements to first order in most cases. Settling time for a step input is 97.07  $\mu s$  while the group delay for the filter is  $48.53~\mu s$  when the master clock equals 15~MHz.

The AD7721 can be operated with input bandwidths up to 229.2 kHz. The corresponding output word rate is 468.75 kHz. The part can be operated with lower clock frequencies also. The sample rate, filter corner frequency and output word rate will be reduced also, as these are proportional to the external clock frequency. The maximum clock frequencies in parallel mode and serial mode are 10 MHz and 15 MHz respectively.

#### FUNCTIONAL BLOCK DIAGRAM



Use of a single bit DAC in the modulator guarantees excellent linearity and dc accuracy. Endpoint accuracy is ensured by onchip calibration of offset and gain. This calibration procedure minimizes the part's zero-scale and full-scale errors.

The output data is accessed from the output register through a serial or parallel port. This offers easy, high speed interfacing to modern microcontrollers and digital signal processors. The serial interface operates in internal clocking (master) mode, the AD7721 providing the serial clock.

CMOS construction ensures low power dissipation while a power-down mode reduces the power consumption to only  $100~\mu W$ .

 $\textbf{AD7721-SPECIFICATIONS}^{1} \text{ (AV}_{DD} = +5 \text{ V} \pm 5\%; \text{ DV}_{DD} = +5 \text{ V} \pm 5\%; \text{ AGND} = \text{DGND} = 0 \text{ V}, \\ f_{CLK} = 15 \text{ MHz}, \text{ REFIN} = +2.5 \text{ V}; T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted)}$ 

Parameter	A Version	S Version	Units	Test Conditions/Comments	
SERIAL MODE ONLY					
STATIC PERFORMANCE	10	10	Dit.		
Resolution Minimum Resolution for Which	16 12	16 12	Bits Bits min	Guaranteed 12 Bits Monotonic	
No Missing Codes Is Guaranteed	12	12	DITZ IIIII	Guaranteed 12 bits Wionotonic	
Differential Nonlinearity	±8	±8	LSB typ		
Integral Nonlinearity	±16	±16	LSB max	16-Bit Operation	
DC CMRR	70	70	dB min	Bipolar Mode	
Offset Error <sup>2</sup>				•	
Unipolar Mode	±3.66	±3.66	mV max	Typically 0.61 mV	
Bipolar Mode	±3.66	±3.66	mV max	Typically 0.61 mV	
Full-Scale Error <sup>2, 3</sup>			* 7	T . 1 . 0 . 0.1 . W	
Unipolar Mode	±4.88	±4.88	mV max	Typically 0.61 mV	
Bipolar Mode	±4.88 0.05	$\pm 4.88 \\ 0.05$	mV max mV/°C typ	Typically 1.22 mV	
Unipolar Offset Drift Bipolar Offset Drift	0.03	0.03	mV/°C typ		
ANALOG INPUTS	0.04	0.04	mv/ C typ		
Signal Input Span (VIN1–VIN2)					
Bipolar Mode	$\pm V_{REFIN}/2$	$\pm V_{REFIN}/2$	Volts max	$\overline{UNI} = V_{IH}$	
Unipolar Mode	0 to V <sub>REFIN</sub>	0 to V <sub>REFIN</sub>	Volts max	$\frac{UVI}{UNI} = V_{II}$	
Maximum Input Voltage	AV <sub>DD</sub>	AV <sub>DD</sub>	Volts		
Minimum Input Voltage	0	0	Volts		
Input Sampling Capacitance	1.6	1.6	pF typ		
Input Sampling Rate	2 f <sub>CLK</sub>	2 f <sub>CLK</sub>	MHz	Guaranteed by Design	
Differential Input Impedance	20.8	20.8	kΩ typ	With 15 MHz on CLK Pin	
REFERENCE INPUTS					
$ m V_{REFIN}$	2.4 to 2.6	2.4 to 2.6	V min/V max		
REFIN Input Current	200	200	μA typ		
DYNAMIC SPECIFICATIONS					
Signal to (Noise + Distortion)	74	74	dB min	Input Bandwidth 0 kHz to 210 kHz	
Total Harmonic Distortion	-78	-78	dB max	Input Bandwidth 0 kHz to 229.2 kHz	
Frequency Response 0 kHz–210 kHz	+0.05	+0.05	dB max		
229.2 kHz	±0.05 -3	$\pm 0.05$ $-3$	dB min		
259.01 kHz to 14.74 MHz	-72	-72	dB min		
CLOCK	12	12	ub iiiii		
CLK Duty Ratio	45 to 55	45 to 55	% max	For Specified Operation	
V <sub>CLKH</sub> , CLK High Voltage	$0.7 \times DV_{DD}$	$0.7 \times DV_{DD}$	V min	CLK Uses CMOS Logic	
V <sub>CLKL</sub> , CLK Low Voltage	$0.3 \times DV_{DD}$	$0.3 \times DV_{DD}$	V max	ezir eses emes zegie	
LOGIC INPUTS		55			
V <sub>INH</sub> , Input High Voltage	2.0	2.0	V min		
V <sub>INL</sub> , Input Low Voltage	0.8	0.8	V max		
I <sub>INH</sub> , Input Current	10	10	μA max		
C <sub>IN</sub> , Input Capacitance	10	10	pF max		
LOGIC OUTPUTS					
$ m V_{OH}$ , Output High Voltage	4.0	4.0	V min	$ I_{OUT}  \le 200 \mu\text{A}$	
V <sub>OL</sub> , Output Low Voltage	0.4	0.4	V max	$ I_{OUT}  \le 1.6 \text{ mA}$	
POWER SUPPLIES					
$\mathrm{AV}_{\mathrm{DD}}$	4.75/5.25	4.75/5.25	V min/V max		
$\mathrm{DV}_{\mathrm{DD}}$	4.75/5.25	4.75/5.25	V min/V max	_	
$I_{DD}$ (Total from $AV_{DD}$ , $DV_{DD}$ )	28.5	28.5	mA max	Digital Inputs Equal to 0 V or DV <sub>DD</sub>	
Power Consumption	150	150	mW max	Active Mode	
Power Consumption	100	100	μW max	Standby Mode	

# NOTES

Specifications subject to change without notice.

<sup>&</sup>lt;sup>1</sup>Operating temperature range is as follows: A Version: -40°C to +85°C; S Version: -55°C to +125°C.
<sup>2</sup>Applies after calibration at temperature of interest.
<sup>3</sup>Full-scale error applies to both positive and negative full-scale error. The ADC gain is calibrated w.r.t. the voltage on the REFIN pin.

Parameter	A Version	S Version	Units	Test Conditions/Comments
PARALLEL MODE ONLY STATIC PERFORMANCE				
Resolution	12	12	Bits	
Minimum Resolution for Which	12	12	Bits min	Guaranteed 12 Bits Monotonic
No Missing Codes Is Guaranteed	1~	12	Ditto iiiiii	Guaranteeu 12 Bits Wonotonie
Differential Nonlinearity	±1/2	±1/2	LSB typ	
Integral Nonlinearity	±1/2	±1/2	LSB typ	12-Bit Operation
DC CMRR	70	70	dB min	Bipolar Mode
Offset Error <sup>2</sup>				1
Unipolar Mode	±3.66	±3.66	mV max	Typically 0.61 mV
Bipolar Mode	$\pm 3.66$	$\pm 3.66$	mV max	Typically 0.61 mV
Full-Scale Error <sup>2, 3</sup>				
Unipolar Mode	$\pm 4.88$	$\pm 4.88$	mV max	Typically 0.61 mV
Bipolar Mode	$\pm 4.88$	±4.88	mV max	Typically 1.22 mV
Unipolar Offset Drift	0.04	0.04	mV/°C typ	
Bipolar Offset Drift	0.035	0.035	mV/°C typ	
ANALOG INPUTS				
Signal Input Span (VIN1-VIN2):				
Bipolar Mode	$\pm V_{REFIN}/2$	$\pm V_{REFIN}/2$	Volts max	$\overline{\text{UNI}} = \text{V}_{\text{IH}}$
Unipolar Mode	$0$ to $V_{REFIN}$	$0$ to $V_{REFIN}$	Volts max	$\overline{\text{UNI}} = V_{\text{IL}}^{\text{II}}$
Maximum Input Voltage	$AV_{ m DD}$	$AV_{ m DD}$	Volts	
Minimum Input Voltage	0	0	Volts	
Input Sampling Capacitance	1.6	1.6	pF typ	
Input Sampling Rate	2 f <sub>CLK</sub>	2 f <sub>CLK</sub>	MHz	Guaranteed by Design
Differential Input Impedance	31.25	31.25	kΩ typ	With 10 MHz on CLK Pin
REFERENCE INPUTS				
$ m V_{REFIN}$	2.4 to 2.6	2.4 to 2.6	V min/V max	
REFIN Input Current	200	200	μA typ	
DYNAMIC SPECIFICATIONS				
Signal to (Noise + Distortion)	70	70	dB min	Input Bandwidth 0 kHz to 140 kHz
Total Harmonic Distortion	-78	-78	dB max	Input Bandwidth 0 kHz to 152.8 kHz
Frequency Response				_
0 kHz-140 kHz	$\pm 0.05$	$\pm 0.05$	dB max	
152.8 kHz	-3	-3	dB min	
172.67 kHz to 9.827 MHz	-72	-72	dB min	
CLOCK				
CLK Duty Ratio	45 to 55	45 to 55	% max	For Specified Operation
V <sub>CLKH</sub> , CĽK High Voltage	$0.7 \times DV_{DD}$	$0.7 \times DV_{DD}$	V min	CLK Uses CMOS Logic
V <sub>CLKL</sub> , CLK Low Voltage	$0.3 \times \mathrm{DV_{DD}}$	$0.3 \times \mathrm{DV_{DD}}$	V max	
LOGIC INPUTS				
V <sub>INH</sub> , Input High Voltage	2.0	2.0	V min	
V <sub>INL</sub> , Input Low Voltage	0.8	0.8	V max	
I <sub>INH</sub> , Input Current	10	10	μA max	
C <sub>IN</sub> , Input Capacitance	10	10	pF max	
LOGIC OUTPUTS				
V <sub>OH</sub> , Output High Voltage	4.0	4.0	V min	$ I_{OUT}  \le 200 \mu A$
V <sub>OL</sub> , Output Low Voltage	0.4	0.4	V max	$ I_{OUT}  \le 1.6 \text{ mA}$
POWER SUPPLIES				
$AV_{ m DD}$	4.75/5.25	4.75/5.25	V min/V max	
$\mathrm{DV}_{\mathrm{DD}}$	4.75/5.25	4.75/5.25	V min/V max	
I <sub>DD</sub> (Total from AV <sub>DD</sub> , DV <sub>DD</sub> )	28.5	28.5	mA max	Digital Inputs Equal to 0 V or DV <sub>DD</sub>
Power Consumption	150	150	mW max	Active Mode
Power Consumption	100	100	μW max	Standby Mode

REV. A -3-

Operating temperature range is as follows: A Version: -40°C to +85°C; S Version: -55°C to +125°C.

Applies after calibration at temperature of interest.

Full-scale error applies to both positive and negative full-scale error. The ADC gain is calibrated w.r.t. the voltage on the REFIN pin.

Specifications subject to change without notice.

TIMING CHARACTERISTICS 1, 2 (AV<sub>DD</sub>= +5 V  $\pm$  5%; DV<sub>DD</sub>= +5 V  $\pm$  5%; AGND = DGND = 0 V, REFIN = +2.5 V unless otherwise noted)

Parameter	Limit at T <sub>MIN</sub> , T <sub>MAX</sub> (A, S Versions)	Units	Conditions/Comments
Serial Interface			
$f_{\rm CLK}^{3}$	100	kHz min	Master Clock Frequency
	15	MHz max	15 MHz for Specified Performance
t <sub>CLK LO</sub>	$0.45  imes t_{ m CLK}$	ns min	Master Clock Input Low Time
t <sub>CLK HI</sub>	$0.45  imes t_{ m CLK}$	ns min	Master Clock Input High Time
$t_1$	$t_{\mathrm{CLK}}$	ns nom	DRDY High Time
$t_2^4$	t <sub>CLK HI</sub> – 10	ns min	RFS Low to SCLK Falling Edge Setup Time
$t_3$	20	ns max	RFS Low to Data Valid Delay
$t_4$	t <sub>CLK HI</sub>	ns nom	SCLK High Pulse Width
$t_5$	t <sub>CLK LO</sub>	ns nom	SCLK Low Pulse Width
$t_6$	25	ns max	SCLK Rising Edge to Data Valid Delay
$t_7$	0	ns min	RFS to SCLK Falling Edge Hold Time
t <sub>8</sub> <sup>5</sup>	0	ns min	Bus Relinquish Time after Rising Edge of RFS
	20	ns max	
$t_9$	$32 \times t_{\mathrm{CLK}}$	ns nom	Period between Consecutive DRDY Rising Edges
Parallel Interface			
$f_{\rm CLK}^{3}$	100	kHz min	Master Clock Frequency
0211	10	MHz max	10 MHz for Specified Performance
t <sub>CLK LO</sub>	$0.45  imes  ext{t}_{ ext{CLK}}$	ns min	Master Clock Input Low Time
t <sub>CLK HI</sub>	$0.45  imes t_{ m CLK}$	ns min	Master Clock Input High Time
Read Operation			
$t_{10}$	$2  imes  ext{t}_{ ext{CLK}}$	ns nom	DRDY High Time
t <sub>11</sub>	30	ns max	Data Access Time after Falling Edge of DRDY
$t_{12}$	$32  imes t_{ m CLK}$	ns nom	Period between Consecutive DRDY Rising Edges
Write Operation			
$t_{13}$	35	ns min	WR Pulse Width
t <sub>14</sub>	20	ns min	Data Valid to WR High Setup Time
t <sub>15</sub>	0	ns min	Data Valid to WR High Hold Time

#### NOTES

The timing is measured with a load of 50 pF on SCLK and  $\overline{DRDY}$ . SCLK can be operated with a load capacitance of 50 pF maximum.

<sup>5</sup>t<sub>8</sub> and t<sub>15</sub> are derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit shown below. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time quoted in the Timing Characteristics is the true bus relinquish time of the part and, as such, is independent of external bus loading capacitance.




Figure 1. Load Circuit for Access Time and Bus Relinquish Time

-4-

REV. A

Sample tested at  $+25^{\circ}$ C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

<sup>&</sup>lt;sup>2</sup>All digital outputs are timed with the load circuit below and, except for t<sub>2</sub>, are defined as the time required for an output to cross 0.8 V or 2 V, whichever occurs last. <sup>3</sup>The AD7721 is production tested with f<sub>CLK</sub> at 10 MHz for parallel mode operation and at 15 MHz for serial mode operation. However, it is guaranteed by characterization to operate with CLK frequencies down to 100 kHz.

 $<sup>^4</sup>t_2$  is the time from  $\overline{RFS}$  crossing 1.6 V to SCLK crossing 0.8 V.

#### ABSOLUTE MAXIMUM RATINGS1 $(T_A = +25^{\circ}C \text{ unless otherwise stated})$ $DV_{DD}$ to DGND ..... -0.3 V to +7 V $AV_{DD}$ to $DV_{DD}$ ..... -0.3 V to +0.3 V AGND to DGND ..... -0.3 V to +0.3 V Digital Input Voltage to DGND $\ \ldots \ -0.3\ V$ to $DV_{DD}+0.3\ V$ Analog Input Voltage to AGND $\dots$ -0.3 V to AV<sub>DD</sub> + 0.3 V Input Current to Any Pin Except Supplies<sup>2</sup> ..... $\pm 10 \text{ mA}$ **Operating Temperature Range** NOTES Industrial (A Version) . . . . . . . . . . -40°C to +85°C Extended (S Version) ......-55°C to +125°C Storage Temperature Range .....-65°C to +150°C Maximum Junction Temperature ..... +150°C Plastic Package

Lead Temperature, Soldering (10 sec)	+260°C
Cerdip Package	
$\theta_{JA}$ Thermal Impedance	
Lead Temperature, Soldering (10 sec)	+300°C
SOIC Package	
$\theta_{JA}$ Thermal Impedance	72°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	+215°C
Infrared (15 sec)	+220°C

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this device features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




#### **ORDERING GUIDE**

Model	Temperature Range	Package Option*
AD7721AN AD7721AR	-40°C to +85°C -40°C to +85°C	N-28 R-28
AD7721SQ	-55°C to +125°C	Q-28

<sup>\*</sup>N = Plastic DIP; R = 0.3" Small Outline IC (SOIC); Q = Cerdip.

#### PIN CONFIGURATION



REV. A -5-

<sup>&</sup>lt;sup>2</sup>Transient currents of up to 100 mA will not cause SCR latchup.

# PIN FUNCTION DESCRIPTIONS

Mnemonic	Function		
$\overline{\mathrm{AV_{DD}}}$	Analog Positive Supply Voltage, +5 V ± 5%.		
AGND	Ground reference point for analog circuitry.		
$\mathrm{DV}_{\mathrm{DD}}$	Digital Supply Voltage, +5 V ± 5%.		
DGND	Ground reference point for digital circuitry. DGND must be connected via its own short path to AGND (Pin 24).		
DSUBST	This is the substrate connection for digital circuits. It must be connected via its own short path to AGND (Pin 24).		
VIN1 VIN2	Analog Input. In unipolar operation, the analog input range on VIN1 is VIN2 to (VIN2 + $V_{REFIN}$ ); for bipolar operation, the analog input range on VIN1 is (VIN2 $\pm$ $V_{REFIN}$ /2). The absolute analog input range must lie between 0 and $AV_{DD}$ . The analog input is continuously sampled and processed by the analog modulator.		
REFIN	Reference Input. The AD7721 operates with an external reference, of value 2.5 V nominal. A suitable reference for operation with the AD7721 is the AD780. A 100 nF decoupling capacitor is required between REFIN and AGND.		
CLK	CMOS Logic Clock Input. The AD7721 operates with an external clock which is connected to the CLK pin. The modulator samples the analog input on both phases of the clock, increasing the sampling rate to 20 MHz (CLK = 10 MHz) or 30 MHz (CLK = 15 MHz).		
Serial Mode Only			
$\overline{\text{CS}}$ , $\overline{\text{RD}}$ , $\overline{\text{WR}}$	To select the serial interface mode of operation, the AD7721 must be powered up with $\overline{\text{CS}}$ , $\overline{\text{RD}}$ and $\overline{\text{WR}}$ all tied to DGND. After two clock cycles, the AD7721 switches into serial mode. These pins must remain low during serial operation.		
DRDY	In the serial interface mode, a rising edge on $\overline{DRDY}$ indicates that new data is available to be read from the interface. During a synchronization or calibration cycle, $\overline{DRDY}$ remains low until valid data is available.		
SDATA/DB11	Serial Data Output. Output serial data becomes active after RFS goes low. Sixteen bits of data are clocked out starting with the MSB. Serial data is clocked out on the rising edge of SCLK and is valid on the subsequent falling edge of SCLK.		
RFS/DB10	Receive Frame Synchronization. Active low logic input. This is a logic input with $\overline{RFS}$ provided by connecting this input to $\overline{DRDY}$ . When $\overline{RFS}$ is high, SDATA is high impedance.		
DB9	This is a test mode pin. This pin must be tied to DGND.		
DB8 SCLK/DB7	This is a test mode pin. This pin must be tied to DGND.  Serial Clock. Logic Output. The internal digital clock is provided as an output on this pin. Data is output from the AD7721 on the rising edge of SCLK and is valid on the falling edge of SCLK.		
DB6	This is a test mode pin. This pin must be tied to DGND.		
SYNC/DB5	Synchronization Logic Input. A rising edge on SYNC starts the synchronization cycle. SYNC must be pulsed low for at least one clock cycle to initiate a synchronization cycle.		
DB4	This is a test mode pin. This pin must be tied to DGND.		
DB3	This is a test mode pin. This pin must be tied to DGND.		
UNI/DB2	Analog Input Range Select, Logic Input. A logic low on this input selects unipolar mode. A logic high selects bipolar mode.		
CAL/DB1	Calibration Mode Logic Input. CAL must go high for at least one clock cycle to initiate a calibration cycle.		
STBY/DB0	Standby Mode Logic Input. A logic high on this pin selects standby mode.		
DVAL/SYNC	Data Valid Digital Output. In serial mode, this pin is a dedicated data valid pin.		

-6- REV. A

# **Parallel Mode Only**

Mnemonic	Function
CS	Chip Select Logic Input.
$\overline{\mathrm{RD}}$	Read Logic Input. This digital input is used in conjunction with $\overline{\text{CS}}$ to read data from the device.
$\overline{ m WR}$	Write Logic Input. This digital input is used in conjunction with $\overline{\text{CS}}$ to write data to the control register.
DRDY	In parallel interface mode, a falling edge on $\overline{DRDY}$ indicates that new data is available to be read from the interface. During a synchronization or calibration cycle, $\overline{DRDY}$ remains high until valid data is available.
DVAL/SYNC	The function of this pin is determined by the state of bit DB3 in the control register. Writing a logic zero to bit DB3 will program this pin to be a $\overline{\text{DVAL}}$ output. Writing a logic one to bit DB3 will program this pin to be a $\overline{\text{SYNC}}$ input pin.
	A rising edge on $\overline{\text{SYNC}}$ starts the synchronization cycle. $\overline{\text{SYNC}}$ must be pulsed low for at least one clock cycle.
	When switching this pin from \$\overline{SYNC}\$ mode to DVAL mode, it is important that there are no rising edges on the pin which could cause resynchronization. For this purpose, an internal pull-up resistor has been included on this pin. Thus, when the external driver driving this pin in \$\overline{SYNC}\$ mode is switched off, the DVAL/\$\overline{SYNC}\$ pin remains high.
SDATA/DB11- STBY/DB0	These pins are both data outputs and control register inputs. Output data is placed on these pins by taking $\overline{RD}$ and $\overline{CS}$ low. Data on these pins is read into the control register by toggling $\overline{WR}$ low with $\overline{CS}$ low. With $\overline{RD}$ high, these pins are high impedance.

Control functions such as CAL,  $\overline{UNI}$  and STBY, which are available as pins in serial mode, are available as bits in parallel mode. Table I lists the contents of the control register onboard the AD7721. This register is written to in parallel mode using the  $\overline{WR}$  pin.

**Table I. Function of Control Register Bits** 

Control Register Bit	Function	Logical State	Mode
DB0	STBY	0	Normal Operation.
		1	Power-Down (Standby) Mode.
DB1	CAL	0	Normal Operation.
		1	Writing a Logic "1" to this bit starts a calibration cycle. Internal logic resets this bit to zero at the end of calibration.
DB2	ŪNĪ	0	Unipolar Mode.
		1	Bipolar Mode.
DB3	DVAL/SYNC	0	Sets DVAL/SYNC Pin to DVAL Mode.
		1	Sets DVAL/SYNC Pin to SYNC Mode.
DB9		0	This bit is used for testing the AD7721. A logic low MUST be written into this bit for normal operation.

REV. A -7-

#### **TERMINOLOGY**

## **Integral Nonlinearity**

This is the maximum deviation of any code from a straight line passing through the endpoints of the transfer function. The endpoints of the transfer function are zero scale (not to be confused with bipolar zero), a point 0.5 LSB below the first code transition  $(100\dots00\ to\ 100\dots01\ in\ bipolar\ mode$  and  $000\dots00\ to\ 000\dots01\ in\ unipolar\ mode)$  and full scale, a point 0.5 LSB above the last code transition  $(011\dots10\ to\ 011\dots11\ in\ bipolar\ mode$  and  $111\dots10\ to\ 111\dots11$  in unipolar mode). The error is expressed in LSBs.

#### **Differential Nonlinearity**

This is the difference between the measured and the ideal 1 LSB change between two adjacent codes in the ADC.

#### **Common Mode Rejection Ratio**

The ability of a device to reject the effect of a voltage applied to both input terminals simultaneously—often through variation of a ground level—is specified as a common-mode rejection ratio. CMRR is the ratio of gain for the differential signal to the gain for the common-mode signal.

#### **Unipolar Offset Error**

Unipolar offset error is the deviation of the first code transition from the ideal VIN1 voltage which is (VIN2 + 0.5 LSB) when operating in the unipolar mode.

#### **Bipolar Offset Error**

This is the deviation of the midscale transition (111...11 to 000...00) from the ideal VIN1 voltage which is (VIN2 – 0.5 LSB) when operating in the bipolar mode.

#### **Unipolar Full-Scale Error**

Unipolar full-scale error is the deviation of the last code transition (111  $\dots$  10 to 111  $\dots$  11) from the ideal VIN1 voltage which is (VIN2 +  $V_{REFIN}$  – 3/2 LSBs).

#### **Bipolar Full-Scale Error**

The bipolar full-scale error refers to the positive full-scale error and the negative full-scale error. The positive full-scale error is the deviation of the last code transition (011 . . . 10 to 011 . . . 11) from the ideal VIN1 voltage which is (VIN2 +  $V_{REFIN}/2$  – 3/2 LSB). The negative full-scale error is the deviation of the first code transition (100 . . . 00 to 100 . . . 01) from the ideal VIN1 voltage which is (VIN2 –  $V_{REFIN}/2$  + 0.5 LSB).

### Signal to (Noise + Distortion)

Signal to (Noise + Distortion) is measured signal to noise at the output of the ADC. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency ( $f_{\rm CLK}/2$ ) but excluding the dc component. Signal to (Noise + Distortion) is dependent on the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical Signal to (Noise + Distortion) ratio for a sine wave input is given by

Signal to (Noise + Distortion) = (6.02 N + 1.76) dB

where N is the number of bits. Thus, for an ideal 12-bit converter, Signal to (Noise + Distortion) = 74 dB.

#### **Total Harmonic Distortion**

Total Harmonic Distortion (THD) is the ratio of the rms sum of harmonics to the rms value of the fundamental. For the AD7721, THD is defined as

$$THD = 20 \log \frac{\sqrt{({V_2}^2 + {V_3}^2 + {V_4}^2 + {V_5}^2 + {V_6}^2)}}{V_1}$$

where  $V_1$  is the rms amplitude of the fundamental and  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$  and  $V_6$  are the rms amplitudes of the second through the sixth harmonic.

#### USING THE AD7721 ADC Differential Inputs

The AD7721 uses differential inputs to provide common-mode noise rejection. In the bipolar mode configuration, the analog input range is  $\pm 1.25~V$ . The designed code transitions occur midway between successive integer LSB values. The output code is 2s complement binary with 1 LSB = 0.61 mV in parallel mode and 38  $\mu V$  in serial mode. The ideal input/output transfer function is illustrated in Figure 2.

In the unipolar mode, the analog input range is 0 V to 2.5 V. Again, the designed code transitions occur midway between successive integer LSB values. The output code is straight binary with 1 LSB = 0.61 mV in parallel mode and 38  $\mu V$  in serial mode. The ideal input/output transfer function is shown in Figure 3.




Figure 2. AD7721 Bipolar Mode Transfer Function





Figure 3. AD7721 Unipolar Mode Transfer Function


-8- REV. A

#### **Input Circuits**


The purpose of antialiasing filters is to attenuate out of band signals that would otherwise be mixed down into the signal band. With traditional ADCs, high order filters using expensive high tolerance passive components are often required to perform this function. Using oversampling, as employed on the AD7721, this problem is considerably alleviated. Figure 4a shows the digital filter frequency response. Due to the sampling nature of the digital filter, the passband is repeated about the operating clock frequency and at multiples of the clock frequency. Out of band signals coincident with any of the filter images are mixed down into the passband. Figure 4b shows the frequency response of the antialias filter required to provide a particular level of attenuation at the first image frequency. Figure 4c shows the frequency response of the antialias filter required to achieve the same level of attenuation with a traditional ADC. The much smaller transition band can only be achieved with a very high order filter.



a. Digital Filter Frequency Response



b. Frequency Response of Antialias Filter (AD7721)



c. Frequency Response of Antialias Filter (Traditional ADC) Figure 4. Frequency Response of Antialiasing Filters

Figure 5 shows a simple antialiasing filter which can be used with the AD7721. The -3 dB corner frequency ( $f_{3 \text{ dB}}$ ) of the antialias filter is given by Equation 1, and the attenuation of the filter is given by Equation 2. Attenuation at the first image frequency is given by Equation 3.

$$f_{3 dB} = 1/(2 \pi R_{EXT} C_{EXT})$$
 Equation 1

Attenuation = 20 
$$log \left( 1 / \sqrt{1 + \left( f / f_{3 dB} \right)^{2}} \right)$$
 Equation 2

Attenuation (First Image) =

$$20\log\left(1/\sqrt{1+\left(0.986\,f_{CLK}\,/\,f_{3\,dB}\right)^2}\right)$$
 Equation 3

The choice of the filter corner frequency will depend on the amount of rolloff which is acceptable in-band and the attenuation which is required at the first image frequency. For example, when  $f_{CLK}=15$  MHz,  $R_{EXT}=50~\Omega,~C_{EXT}=7.84$  nF, the inband rolloff is 1 dB and the attenuation at the first image frequency is 31.1 dB. Increasing the size of the external resistor above  $50~\Omega$  can cause increased distortion due to nonlinear charging currents.




Figure 5. Simple RC Antialiasing Filter

Figure 6 shows a simple circuit that can be used to drive the AD7721 in unipolar mode. The input of the AD7721 is sampled by a 1.6 pF input capacitor. This creates glitches on the input of the modulator. By placing the RC filter directly before the AD7721, rather than before the operational amplifier, these glitches are prevented from being fed back into the operational amplifier and creating distortion. The resistor in this diagram, as well as creating a pole for the antialias filter, also isolates the storage capacitor from the operational amplifier which may otherwise be unstable.




Figure 6. Antialiasing Circuits

A suitable operational amplifier is the AD847 if a  $\pm15~V$  power supply is available. If only a +5~V power supply is available, the AD820 can be used. This operational amplifier can be used with input bandwidths up to 80 kHz. However, the slew rate of this operational amplifier limits its performance to 80 kHz. Above this frequency, the performance of the AD820 degrades.

For both filters, the capacitor  $C_{\rm EXT}$  should have a low temperature coefficient and should be linear to avoid distortion. Polypropylene or polystyrene capacitors are suitable.

#### Offset and Gain Calibration

A calibration of offset and gain errors can be performed in both serial and parallel modes by initiating a calibration cycle. During this cycle, offset and gain registers in the filter are loaded with values representing the dc offset of the analog modulator and a modulator gain correction factor. In normal operation, the offset register is subtracted from the digital filter output and this result is then multiplied by the gain correction factor to obtain an offset and gain corrected final result.

During the calibration cycle, in which the offset of the analog modulator is evaluated, the inputs to the modulator are shorted together internally. When the modulator and digital filter settle, the average of 8 output results is calculated and stored in the offset register. The gain of the modulator is determined by

switching the positive input of the modulator to the reference voltage and the negative input to AGND. Again, when the modulator and digital filter settle, a gain correction factor is calculated from the average of 8 output results and stored in the gain register. After the calibration registers have been loaded with new values, the inputs of the modulator are switched back to the input pins. However, correct data is available at the interface only after the modulator and filter have settled to the new input values.

The whole calibration cycle is controlled by internal logic, and the controller need only initiate the cycle. The calibration values loaded into the registers only apply for the particular analog input mode (bipolar/unipolar) selected when initiating the calibration cycle. On changing to a different analog input mode, a new calibration must be performed. The duration of the calibration cycle is up to 6720 clock cycles for the unipolar mode and up to 9024 clock cycles for the bipolar mode. Until valid data is available at the interface, the  $\overline{DRDY}$  pin remains high in parallel mode and low in serial mode. Should the part see a rising edge on the  $\overline{SYNC}$  pin in serial mode or on the DVAL/ $\overline{SYNC}$  pin (if programmed as a  $\overline{SYNC}$  pin), then the calibration cycle is discontinued and a synchronization operation will be performed. Similarly, putting the part into standby mode during the cycle will discontinue the calibration cycle.

The calibration registers are static and retain their contents even during standby. They need to be updated only if unacceptable drifts in analog offsets or gain are expected. On power-up in parallel mode, the offset and gain errors may contain incorrect values and therefore a calibration must be performed at least once after power-up. In serial mode, a calibration on power-up is not mandatory if the CAL pin is grounded prior to power-up as the calibration register will be reset to zero. Before initiating a calibration routine, ensure that the supplies have settled and that the voltage on the analog input pins is between the supply voltages. Calibration does not affect the synchronization of the part.

#### **Synchronization**

Data is presented at the interface at 1/32 the CLK frequency. In order that this data is presented to the interface at a known point in time or to ensure that the data from more than one device is a filtered and decimated result derived from the same input samples, a synchronizing function has been provided. In parallel mode, the DVAL/SYNC pin must first be configured as a  $\overline{SYNC}$  pin by writing to the control register. In serial mode, there is a dedicated  $\overline{SYNC}$  pin. On the rising edge of the  $\overline{SYNC}$  pulse or the DVAL/SYNC pulse, the digital filter is reset to a known state. For 2080 clock cycles,  $\overline{DRDY}$  remains high in parallel mode and low in serial mode. When  $\overline{DRDY}$  changes state at the end of this period, valid data is available at the interface. Synchronizing the part has no affect on the values in the calibration register.

SYNC is latched internally on the rising edge of DCLK which is a delayed version of the clock on the CLK pin. Should SYNC go high coincidentally with DCLK, there is a potential uncertainty of one clock cycle in the start of the synchronization cycle. To avoid this, SYNC should be taken high after the falling edge of the clock on the CLK pin and before the rising edge of this clock.

#### Standby

The part can be put into a low power standby mode by writing to the configuration register in parallel mode or by taking the STBY pin high in serial mode. During Standby, the clock to both the modulator and the digital filter is turned off and bias is removed from all analog circuits. On coming out of standby mode, the  $\overline{DRDY}$  pin remains high in parallel mode and low in serial mode for 2080 clock cycles. When  $\overline{DRDY}$  changes state, valid data is available at the interface. As soon as the part is taken out of standby mode, a synchronization or calibration cycle can be initiated.

#### **DVAL**

The DVAL pin or the DVAL/SYNC pin, when programmed as a DVAL pin, is used to indicate that an overrange input signal has resulted in invalid data at the ADC output. Small overloads will result in DVAL going low and the output being clipped to positive or negative full scale, depending on the sign of the overload. As with all single bit DAC high order sigma-delta modulators, large overloads on the inputs can cause the modulator to go unstable. The modulator is designed to be stable with signals within the input bandwidth that exceed full scale by 20%. When instability is detected by internal circuits, the modulator is reset to a stable state and DVAL is held low for 2080 clock cycles. During this period, the output registers are set to negative full scale. Whenever DVAL goes low, DRDY will continue to indicate that there is data to be read.

#### Varying the Master Clock Frequency

The AD7721 can be operated with clock frequencies less than 10 MHz. The sample rate, output word rate and cutoff frequency of the FIR filters are directly proportional to the master clock frequency. The analog input is sampled at a frequency of 2  $f_{\rm CLK}$  while the output word rate equals  $f_{\rm CLK}/32$ . For example, reducing the clock frequency to 5 MHz leads to a sample frequency of 10 MHz, an output word rate of 156.25 kHz and a corner frequency of 76.4 kHz. The AD7721 can be operated with clock frequencies down to 100 kHz.

#### **Power Supply Sequencing**

If separate analog and digital supplies are used, care must be taken to ensure that both supplies remain within  $\pm 0.3~V$  of each other both during normal operation and during power-up and power-down to completely eliminate the possibility of latch-up. If this cannot be assured, then the protection circuit shown in Figure 7 is recommended. The  $10~\Omega$  resistors may be required to limit the current through the diodes if particularly fast edges are expected on the supplies during power-up and power-down.

If only one supply is available, then  $DV_{DD}$  must be connected to the analog supply. Supply decoupling capacitors are still required as close as possible to both supply pins.




Figure 7. Powering-Up Protection Scheme


#### CIRCUIT DESCRIPTION


#### Sigma-Delta ADC


The AD7721 ADC employs a sigma-delta conversion technique that converts the analog input into a digital pulse train.

Due to the high oversampling rate, which spreads the quantization noise from 0 to  $f_{\rm CLK}/2$ , the noise energy which is contained in the band of interest is reduced (Figure 8a). To reduce the quantization noise further, a high order modulator is employed to shape the noise spectrum, so that most of the noise energy is shifted out of the band of interest (Figure 8b).

The digital filter that follows the modulator removes the large out of band quantization noise (Figure 8c), while converting the digital pulse train into parallel 12 bit wide binary data or serial 16 bit wide binary data.







c. Figure 8. Sigma-Delta ADC

#### **Digital Filter**

The digital filter that follows the modulator removes the large out of band quantization noise, while converting the one bit digital pulse train into 12-bit or 16-bit wide binary data. The digital filter also reduces the data rate from  $f_{\rm CLK}$  at the input of the filter to  $f_{\rm CLK}/32$  at the output of the filter. The output data rate is a little over twice the signal bandwidth which guarantees that there is no loss of data in the signal band.

The AD7721 employs 2 FIR filters in series. The first filter is a 128 tap filter that samples the output of the modulator at  $f_{\rm CLK}$ . The second filter is an 83 tap half-band filter that samples the output of the first filter at  $f_{\rm CLK}/16$  and decimates by 2. The frequency response of the 2 filters is shown in Figure 9.

Digital filtering has certain advantages over analog filtering. First, since digital filtering occurs after the A/D conversion, it can remove noise injected during the conversion process. Analog filtering cannot do this. Second, the digital filter combines low passband ripple with a steep roll off, while also maintaining

a linear phase response. This is very difficult to achieve with analog filters.

Analog filters, however, can remove noise superimposed on the signal before it reaches the ADC. Digital filtering cannot do this and noise peaks riding on signals, near full-scale, have the potential to overload the analog modulator even though the average value of the signal is within limits.




Figure 9a. 128 Tap FIR Filter Frequency Response




Figure 9b. 83 Tap FIR Filter Frequency Response

#### **SERIAL INTERFACE**

The AD7721's serial communication port allows easy interfacing to industry-standard microprocessors, microcontrollers and digital signal processors. The AD7721 is operated in self-clocking mode, the AD7721 providing the serial clock. The  $\overline{RFS}$  signal is also provided by the AD7721 by tying  $\overline{RFS}$  to  $\overline{DRDY}$ .

Figure 10 shows the timing diagram for reading from the AD7721.  $\overline{DRDY}$  goes high to indicate that a conversion has been completed.  $\overline{DRDY}$  remains high for one internal clock (15 MHz) cycle and then goes low for the next 31 clock cycles. New data is loaded into the output shift register on the rising edge of  $\overline{DRDY}$ . When  $\overline{DRDY}$  goes low, the data is accessed from the AD7721. Although the AD7721 has a 12-bit digital output in the parallel mode, sixteen bits of data are available for transmission in the serial mode, starting with the MSB. Serial data is clocked out of the device on the rising edge of SCLK and is valid on the falling edge of SCLK.


#### PARALLEL INTERFACE

#### **Read Operation**

The device defaults to parallel mode if  $\overline{CS}$ ,  $\overline{RD}$  and  $\overline{WR}$  are not tied to DGND together. Figure 11 shows a timing diagram for reading from the AD7721 in the parallel mode. When operating the device in parallel mode,  $\overline{CS}$  and  $\overline{RD}$  should be tied to DGND permanently except when control information is being written to the AD7721.  $\overline{DRDY}$  goes high for 2 clock cycles to indicate that new data is available from the interface. The AD7721 outputs this data after the falling edge of  $\overline{DRDY}$ . This  $\overline{DRDY}$  pin can be used to drive an edge-triggered interrupt of a microprocessor.


#### **Write Operation**

The write operation is used to write data into the control register. The outputs of the control register select the analog input range, allow the part to be put into power-down (standby) mode, define the function of the DVAL/SYNC pin, and initiate the calibration routine. After power-up and after at least 16 clock cycles, the control register must be written to. A calibration must also be performed at least once after power-up to set the calibration registers. The function of each bit in the control register is shown in Table I. When writing to the control register, the  $\overline{\rm RD}$  pin must be taken high so that the pins D0 to D11 are configured as inputs.



NOTE: (I) SIGNIFIES AN INPUT; (O) SIGNIFIES AN OUTPUT.

Figure 10. Serial Mode Output Register Read



NOTE: (I) SIGNIFIES AN INPUT; (O) SIGNIFIES AN OUTPUT.

Figure 11. Parallel Mode Output Register Read




Figure 12. Write Timing Diagram

-12- REV. A

#### MICROCOMPUTER/MICROPROCESSOR INTERFACING

The AD7721 has a variety of interfacing options. It offers two operating modes—serial and parallel.

#### **Serial Interfacing**

In serial mode, the AD7721 can be directly interfaced to several DSPs. In all cases, the AD7721 operates as the master with the DSP acting as the slave. The AD7721 provides its own serial clock to clock the digital word from the AD7721 to the DSP. The serial clock is a buffered version of the master clock CLK. The frame synchronization signal to the AD7721 and the DSP is provided by the  $\overline{DRDY}$  signal.

Because the serial clock from the AD7721 has the same frequency as the master clock, DSPs that can accept high serial clock frequencies are required. When the AD7721 is being operated with a 15 MHz clock, Analog Devices' ADSP-2106x SHARC® DSP is suitable as this DSP can accept very high serial clocks. The 40 MHz version of this DSP can accept a serial clock of 40 MHz maximum. To interface the AD7721 to other DSPs, the master clock frequency of the AD7721 can be reduced so that it equals the maximum allowable frequency of the serial clock for the DSP. This will cause the sampling rate, the output word rate and the bandwidth of the AD7721 to be reduced by a proportional amount. The ADSP-21xx family can operate with a maximum serial clock of 13.824 MHz, the DSP56002 uses a maximum serial clock of 13.3 MHz while the TMS320C5x-57 accepts a maximum serial clock of 10.989 MHz.

When the AD7721 is being operated with a low master clock frequency (< 8 MHz), DSPs such as the TMS320C20/C25 and DSP56000/1 can be used. Figures 13 to 15 show the interfaces between the AD7721 and several DSPs. In all cases,  $\overline{\text{CS}}$ ,  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  are permanently hardwired to DGND.

#### **AD7721 to ADSP-21xx Interface**

Several of the ADSP-21xx family can interface directly to the AD7721.  $\overline{DRDY}$  is used as the frame sync signal for both the ADSP-21xx and the AD7721.  $\overline{DRDY}$ , which goes high for two clock cycles when a conversion is complete, can also be used as an interrupt signal if required. Figure 13 shows the AD7721 interface to the ADSP-21xx. For the ADSP-21xx, the bits in the serial port control register should be set up as RFSR = 1 (a frame sync is needed for each transfer), SLEN = 15 (16 bit word lengths), RFSW = 0 (normal framing mode for receive operations), INVRFS = 0 (active high RFS), IRFS = 0 (external RFS), and ISCLK = 0 (external serial clock).




Figure 13. AD7721 to ADSP-21xx Interface

The interface between the AD7721 and the ADSP-2106x SHARC DSP is the same as shown in Figure 13, but the DSP is configured as follows: SLEN = 15 (16-bit word transfers),

SENDN = 0 (the MSB of the 16-bit word will be received by the DSP first), ICLK = 0 (an external serial clock will be used), RFSR = 0 (a frame sync is required for every word transfer), IRFS = 0 (the receive frame sync signal is external), CKRE = 0 (the receive data will be latched into the DSP on the falling clock edge), LAFS = 0 (the DSP begins reading the 16 bit word after the DSP has identified the frame sync signal rather than the DSP reading the word at the same instant as the frame sync signal has been identified), LRFS = 0 (RFS is active high).

#### AD7721 to DSP56002 Interface

Figure 14 shows the AD7721 to DSP56002 interface. If the AD7721 is being used at a lower clock frequency ( $\leq$ 5.128 MHz), the DSP56000 or DSP56001 can be used. The interface will be similar for all three DSPs. To interface the DSP56002 to the AD7721, the DSP56002 is configured as follows: SYN = 1 (synchronous mode), SCD1 = 0 (RFS will be an input), GCK = 0 (a continuous clock will be used), SCKD = 0 (the serial clock will be external), WL1 = 1, WL0 = 0 (transfers will be 16 bits wide), FSL1 = 0, FSL0 = 1 (the frame sync will be active at the beginning of each transfer).




Figure 14. AD7721 to DSP56002 Interface

Alternatively, the DSP56002 can be operated in asynchronous mode (SYN = 0). In this mode, the serial clock for the Receive section in inputted to the SC0 pin. This is accomplished by setting bit SCD0 to 0 (external Rx clock).

#### AD7721 to TMS320C20/C25/C5x Interface

Figure 15 shows the AD7721 to TMS320C20/C25/C5x interface. For the TMS320C5x, FSR and CLKR are automatically configured as inputs. The serial port is configured as follows: FO = 0 (16-bit word transfers), FSM = 1 (a frame sync occurs for each transfer). Figure 15 shows the interface diagram when the AD7721 is being interfaced to the TMS320C20 and the TMS320C25 also but, these DSPs can be used only when the AD7721 is being used at a lower frequency such as 5 MHz (C25) or 2.56 MHz (C20).




Figure 15. AD7721 to TMS320C20/25/5x Interface

SHARC is a registered trademark of Analog Devices, Inc.

#### **Parallel Interface**

In parallel mode, the  $\overline{DRDY}$  signal is still available. This signal can be used to generate an interrupt in the DSP as  $\overline{DRDY}$  goes high for two clock cycles when a conversion is complete. Data is available from the AD7721 every 32 CLK cycles. The ADC outputs the 12-bit digital word automatically. Hence, latches are needed into which the 12-bit parallel word can be transferred. Because  $\overline{RD}$  and  $\overline{CS}$  are permanently tied to DGND when the ADC is performing A-to-D conversions, some further glue logic is needed to interface the AD7721 to a DSP in parallel mode. When a digital word is available from the AD7721, it will be automatically transferred to the latches. The  $\overline{DRDY}$  signal informs the DSP that a new word is available to be read. The DSP then reads the word from the latches. By using the latches, the microprocessor is free to perform other tasks between reads from the AD7721.

When using the parallel mode,  $\overline{CS}$  and  $\overline{RD}$  should be permanently tied to DGND,  $\overline{RD}$  being taken high only when a control word is being written to the AD7721.  $\overline{CS}$  and  $\overline{RD}$  should not be pulsed, as is the procedure with other ADCs, as the specifications for the device will degrade and the part may become unstable.




Figure 16. Interfacing the AD7721 to a Microprocessor in Parallel Mode

# AD7721 to ADSP-21xx Interface

Figure 17 shows the AD7721 to ADSP-21xx interface. DRDY is used to interrupt the DSP when a conversion is complete and the HC244 latches contain a new word. The WR signal from the DSP is used to drive both the  $\overline{RD}$  and  $\overline{WR}$  inputs of the AD7721 since RD will be tied low at all times except when the control register of the device is being written to. The  $\overline{RD}$  signal of the DSP is used to enable the outputs of the latches so that the 12 bit word can be read into the DSP. Two 8-bit latches are used. Twelve of the latches are used to hold the 12-bit conversion from the AD7721. The remaining four latches are used to hold the control information being transferred from the DSP to the AD7721. When a control word is being written to the AD7721, Bits 4 to 6 and Bits 9 to 10, which are test bits, need to be loaded with zeros. Therefore, pull-down resistors are used so that Pins 4 to 6 and 9 to 10 are tied to ground when the control register is being loaded.




Figure 17. AD7721 to ADSP-21xx Interface

#### AD7721 to DSP56002 Interface

Figure 18 shows the AD7721 to DSP56002 interface. The connections for the DSP56002 are similar to those for the ADSP-21xx family. The diagram shows the connections for the DSP56002, but the connections for the DSP56000 and DSP56001 are similar.




Figure 18. AD7721 to DSP56002 Interface

#### AD7721 to TMS320C20/C25/C5x Interface

Figure 19 shows the AD7721 to TMS320C20/C25 interface while Figure 20 shows the AD7721 to TMS320C5x interface. Again, the interface is similar to that of the ADSP-21xx. However, the TMS320C20/C25 has a common RD/ $\overline{\mathbb{W}}$  pin. This output is decoded using the  $\overline{STRB}$  pin. The TMS320C5x has a RD/ $\overline{\mathbb{W}}$  pin also so external glue logic can be used to decode the RD/ $\overline{\mathbb{W}}$  pin as done for the C20 and C25. An alternative is to use the RD and  $\overline{\mathbb{W}E}$  pins of the C5x. Using these outputs,  $\overline{\mathbb{W}E}$  operates as the  $\overline{\mathbb{W}R}$  signal while  $\overline{\mathbb{R}D}$  functions as the  $\overline{\mathbb{R}D}$  signal. Also, additional glue logic is not required.

-14- REV. A




Figure 19. AD7721 to TMS320C20/C25 Interface




Figure 20. AD7721 to TMS320C5x Interface

#### **Grounding and Layout**

Since the analog inputs are differential, most of the voltages in the analog modulator are common-mode voltages. The excellent common-mode rejection of the part will remove common-mode noise on these inputs. The analog and digital supplies to the AD7721 are independent and separately pinned out to minimize coupling between analog and digital sections of the device. The digital filter will provide rejection of broadband noise on the

power supplies, except at integer multiples of the modulator sampling frequency. The digital filter also removes noise from the analog inputs provided the noise source does not saturate the analog modulator. As a result, the AD7721 is more immune to noise interference than a conventional high resolution converter. However, because the resolution of the AD7721 is high and the noise levels from the AD7721 so low, care must be taken with regard to grounding and layout.

The printed circuit board that houses the AD7721 should be designed such that the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes that can be easily separated. A minimum etch technique is generally best for ground planes as it gives the best shielding. Digital and analog ground planes should only be joined in one place. If the AD7721 is the only device requiring an AGND to DGND connection, the ground planes should be connected at the AGND and DGND pins of the AD7721. DSUBST, which is the substrate connection for the digital circuitry of the AD7721, should be connected directly to AGND. If the AD7721 is in a system where multiple devices require AGND to DGND connections, the connection should still be made at one point only, a star ground point that should be established as close as possible to the AD7721.

Avoid running digital lines under the device as these will couple noise onto the die. The analog ground plane should be allowed to run under the AD7721 to avoid noise coupling. The power supply lines to the AD7721 should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals like clocks should be shielded with digital ground to avoid radiating noise to other sections of the board, and clock signals should never be run near the analog inputs. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This will reduce the effects of feedthrough through the board. A microstrip technique is by far the best but is not always possible with a doublesided board. In this technique, the component side of the board is dedicated to ground planes while signals are placed on the other side.


Good decoupling is important when using high resolution ADCs. All analog and digital supplies should be decoupled to AGND and DGND respectively with 10 nF ceramic capacitors in parallel with 1  $\mu\text{F}$  tantalum capacitors. To achieve the best from these decoupling capacitors, they should be placed as close as possible to the device, ideally right up against the device. In systems where a common supply voltage is used to drive both the  $AV_{DD}$  and  $DV_{DD}$  of the AD7721, it is recommended that the system's  $AV_{DD}$  supply is used. This supply should have the recommended analog supply decoupling between the  $AV_{DD}$  pin of the AD7721 and AGND and the recommended digital supply decoupling capacitor between the  $DV_{DD}$  pins and DGND.

REV. A -15-


#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

### Plastic DIP (N-28)



# SOIC (R-28)



### Cerdip (Q-28)

