



FAN54010 / FAN54011 / FAN54012 / FAN54013 / FAN54014 USB-Compliant Single-Cell Li-lon Switching Charger with USB-OTG Boost Regulator

Features

- Fully Integrated, High-Efficiency Charger for Single-Cell Li-Ion and Li-Polymer Battery Packs
- Faster Charging than Linear
- Charge Voltage Accuracy: ±0.5% at 25°C

±1% from 0 to 125°C

- ±5% Input Current Regulation Accuracy
- ±5% Charge Current Regulation Accuracy
- 20 V Absolute Maximum Input Voltage
- 6 V Maximum Input Operating Voltage
- 1.45 A Maximum Charge Rate
- Programmable through High-Speed I²C Interface (3.4 Mb/s) with Fast Mode Plus Compatibility
 - Input Current
 - Fast-Charge / Termination Current
 - Charger Voltage
 - Termination Enable
- 3 MHz Synchronous Buck PWM Controller with Wide Duty Cycle Range
- Small Footprint 1μH External Inductor
- Safety Timer with Reset Control
- 1.8 V Regulated Output from VBUS for Auxiliary Circuits
- Weak Input Sources Accommodated by Reducing Charging Current to Maintain Minimum VBUS Voltage
- Low Reverse Leakage to Prevent Battery Drain to VBUS
- 5 V, 500 mA Boost Mode for USB OTG for 3.0 V to 4.5 V Battery Input

Applications

- Cell Phones, Smart Phones, PDAs
- Tablet, Portable Media Players
- Gaming Device, Digital Cameras

All trademarks are the property of their respective owners.

Description

The FAN54010 family (FAN5401X) combines a highly integrated switch-mode charger, to minimize single-cell Lithiumion (Li-ion) charging time from a USB power source, and a boost regulator to power a USB peripheral from the battery.

The charging parameters and operating modes are programmable through an I²C Interface that operates up to 3.4 Mbps. The charger and boost regulator circuits switch at 3MHz to minimize the size of external passive components.

The FAN5401X provides battery charging in three phases: conditioning, constant current, and constant voltage.

To ensure USB compliance and minimize charging time, the input current is limited to the value set through the I^2C host. Charge termination is determined by a programmable minimum current level. A safety timer with reset control provides a safety backup for the I^2C host.

The integrated circuit (IC) automatically restarts the charge cycle when the battery falls below an internal threshold. If the input source is removed, the IC enters a high-impedance mode with leakage from the battery to the input prevented. Charge status is reported back to the host through the I²C port. Charge current is reduced when the die temperature reaches 120°C.

The FAN5401X can operate as a boost regulator on command from the system. The boost regulator includes a soft-start that limits inrush current from the battery.

The FAN5401X is available in a 1.96 x 1.87 mm, 20-bump, 0.4 mm pitch, WLCSP package.




Figure 1. Typical Application

Ordering Information

| Part Number | Temperature Range | Package | PN Bits: IC_INFO[4:2] | Packing Method |
|----------------------------|-------------------|---------------------------|-----------------------|----------------|
| FAN54010UCX ⁽¹⁾ | -40 to 85°C | 20-Bump, Wafer-Level | 011 | Tape and Reel |
| FAN54011UCX ⁽¹⁾ | -40 to 85°C | Chip-Scale Package | 001 | Tape and Reel |
| FAN54012UCX ⁽¹⁾ | -40 to 85°C | (WLCSP), 0.4 mm Pitch, | 011 | Tape and Reel |
| FAN54013UCX | -40 to 85°C | Estimated Size: | 101 | Tape and Reel |
| FAN54014UCX ⁽¹⁾ | -40 to 85°C | 1.96 x 1.87 mm | 111 | Tape and Reel |

Note:

Table 1. Feature Comparison Summary

| Part Number | PN Bits: REG3[4:2] | Slave Address | Automatic Charge | Special Charger ⁽²⁾ | Safety Limits | Battery Absent Behavior | E2 Pin | VREG (E3 Pin) |
|-------------|-----------------------|------------------|---------------------|-----------------------------------|------------------|-------------------------------|--------------------|------------------|
| FAN54010UCX | 011 | 1101011 | Yes | No | No | OFF | AUXPWR (Connect | k: |
| FAN54011UCX | 001 | 1101011 | No | No | No | OFF | | PMID |
| FAN54012UCX | 011 | 1101011 | Yes | No | No | ON | to VBAT) | |
| FAN54013UCX | 101 | 1101011 | Yes | Yes | Yes | OFF | DISABLE | 1.8V |
| FAN54014UCX | 111 | 1101011 | No | Yes | Yes | OFF | DISABLE | 1.00 |

Note:

Table 2. Recommended External Components

| Component | Description | Vendor | Parameter | Тур. | Unit |
|------------------|-------------------------------------|---|------------------|------|------|
| L1 | 1 μH ±20%, 1.6 A DCR=55 mΩ, 2520 | Murata: LQM2HPN1R0 | | 1.0 | |
| | 1 μH ±30%, 1.4A DCR=85 mΩ, 2016 | Murata: LQM2MPN1R0 | | 1.0 | μН |
| Сват | 10 μF, 20%, 6.3 V, X5R, 0603 | Murata: GRM188R60J106M TDK: C1608X5R0J106M | С | 10 | μF |
| C _{MID} | 4.7 μF, 10%, 6.3 V, X5R, 0603 | Murata: GRM188R60J475K TDK: C1608X5R0J475K | C ⁽³⁾ | 4.7 | μF |
| C _{BUS} | 1.0 μF, 10%, 25 V, X5R, 0603 | Murata GRM188R61E105K TDK:C1608X5R1E105M | С | 1.0 | μF |

Note:

3. A 6.3 V rating is sufficient for C_{MID} since PMID is protected from over-voltage surges on VBUS by Q3 (Figure 3).

^{1.} Preliminary release only; please contact a Fairchild representative for information about part availability.

^{2.} A "special charger" is a current-limited charger that is not a USB compliant source.

Block Diagram





Figure 2. IC and System Block Diagram


PMID




VBUS

Figure 3. Power Stage

Pin Configuration





Top View

Bottom View

Figure 4. WLCSP-20 Pin Assignments

Pin Definitions

| Pin# | Name | Part # | Description |
|--------|---------|---------------|---|
| A1, A2 | VBUS | ALL | Charger Input Voltage and USB-OTG output voltage. Bypass with a 1 µF capacitor to PGND. |
| A3 | NC | ALL | No Connect. No external connection is made between this pin and the IC's internal circuitry. |
| A4 | SCL | ALL | I ² C Interface Serial Clock. This pin should not be left floating. |
| B1-B3 | PMID | ALL | Power Input Voltage . Power input to the charger regulator, bypass point for the input current sense, and high-voltage input switch. Bypass with a minimum of 4.7 μF, 6.3 V capacitor to PGND. |
| B4 | SDA | ALL | I ² C Interface Serial Data. This pin should not be left floating. |
| C1-C3 | SW | ALL | Switching Node. Connect to output inductor. |
| C4 | STAT | ALL | Status. Open-drain output indicating charge status. The IC pulls this pin LOW when charging. |
| D1-D3 | PGND | ALL | Power Ground . Power return for gate drive and power transistors. The connection from this pin to the bottom of C _{MID} should be as short as possible. |
| D4 | OTG | ALL | On-The-Go . Enables boost regulator in conjunction with OTG_EN and OTG_PL bits (see Table 16). On VBUS Power-On Reset (POR), this pin sets the input current limit for t _{15MIN} charging. |
| E1 | CSIN | ALL | Current-Sense Input. Connect to the sense resistor in series with the battery. The IC uses this node to sense current into the battery. Bypass this pin with a $0.1 \mu F$ capacitor to PGND. |
| E2 | AUXPWR | 10, 11, 12 | Auxiliary Power. Connect to the battery pack to provide IC power during High-Impedance Mode. Bypass with a 1 μF capacitor to PGND. |
| E2 | DISABLE | 13, 14, | Charge Disable . If this pin is HIGH, charging is disabled. When LOW, charging is controlled by the I ² C registers. When this pin is HIGH, the 15-minute timer is reset. This pin does not affect the 32-second timer. |
| E3 | VREG | ALL | Regulator Output. Connect to a 1 μ F capacitor to PGND. This pin can supply up to 2 mA of DC load current. For FAN54010-FAN54012, the output voltage is PMID, which is limited to 6.5 V. For FAN54013-FAN54014, the output voltage is regulated to 1.8 V. |
| E4 | VBAT | ALL | Battery Voltage. Connect to the positive (+) terminal of the battery pack. Bypass with a 0.1 μ F capacitor to PGND if the battery is connected through long leads. |

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | | Parai | meter | Min. | Max. | Unit |
|--|--------------------------------------|------------|------------------------------------|------|--------------------|------|
| V | VPLIC Voltage | Con | tinuous | -1.4 | 20.0 | V |
| V_{BUS} | VBUS Voltage | Puls | sed, 100 ms Maximum Non-Repetitive | -2.0 | 20.0 | V |
| V_{STAT} | STAT Voltage | | | -0.3 | 16.0 | V |
| Vı | PMID Voltage | | | | 7.0 | V |
| ۷ı | SW, CSIN, VBAT, AUXPWR, | , DISABLE | Voltage | -0.3 | 7.0 | V |
| Vo | Voltage on Other Pins | | | -0.3 | 6.5 ⁽⁴⁾ | V |
| $\frac{\text{dV}_{\text{BUS}}}{\text{dt}}$ | Maximum V _{BUS} Slope above | 5.5 V whe | n Boost or Charger are Active | | 4 | V/μs |
| ESD | Electrostatic Discharge | Hum | nan Body Model per JESD22-A114 | 20 | 000 | V |
| ESD | Protection Level | | rged Device Model per JESD22-C101 | 5 | 500 | |
| TJ | Junction Temperature | | | -40 | +150 | °C |
| T _{STG} | Storage Temperature | | | -65 | +150 | °C |
| TL | Lead Soldering Temperature | , 10 Secor | nds | | +260 | °C |

Note:

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol | Parameter | | Min. | Max. | Unit |
|--------------------|---|-----------------------|------|------|-------|
| V _{BUS} | Supply Voltage | ge | | 6 | V |
| $V_{BAT(MAX)}$ | Maximum Battery Voltage when Boost enabled | | | 4.5 | V |
| _dV _{BUS} | Negative VBUS Slew Rate during VBUS Short Circuit, | T _A ≤ 60°C | | 4 | \// a |
| dt | C _{MID} ≤ 4.7 µF (see VBUS Short While Charging) | T _A ≥ 60°C | | 2 | V/μs |
| T _A | Ambient Temperature | perature | | | °C |
| TJ | Junction Temperature (see Thermal Regulation and Protection | n section) | -30 | +120 | °C |

Thermal Properties

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2s2p boards in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature $T_{J(max)}$ at a given ambient temperature T_A . For measured data, see Table 11.

| Symbol | Parameter | Typical | Unit |
|-------------------|--|---------|------|
| $\theta_{\sf JA}$ | Junction-to-Ambient Thermal Resistance | 60 | °C/W |
| θ_{JB} | Junction-to-PCB Thermal Resistance | 20 | °C/W |

^{4.} Lesser of 6.5 V or $V_1 + 0.3 V$.

Electrical Specifications

Unless otherwise specified: according to the circuit of Figure 1; recommended operating temperature range for T_J and T_A ; V_{BUS} =5.0 V; HZ_MODE ; QPA_MODE 0; (Charge Mode); QPA_MODE 0; QPA_MODE 10; QPA_MODE 20; QPA_MODE 30; QPA_MODE 40; QPA_MODE 400; QPA_MODE 40; QPA_MODE 40;

| Symbol | Parameter | Conditions | | Min. | Тур. | Max. | Unit |
|------------------|---|---|---|------------|---------|-------|------|
| Power Supp | lies | | | l | | | |
| | | $V_{BUS} > V_{BUS(min)}$, PW | M Switching | | 10 | | mA |
| I_{VBUS} | VBUS Current | V _{BUS} > V _{BUS(min)} ; PW Not Switching (Batte Condition); I_IN Set | ery OVP | | 2.5 | | mA |
| | | $0^{\circ}\text{C} < \text{T}_{\text{J}} < 85^{\circ}\text{C}, \text{Hz}$ $\text{V}_{\text{BAT}} < \text{V}_{\text{LOWV}}, 32\text{S} \text{ M}$ | | | 63 | 90 | μА |
| I_{LKG} | VBAT to VBUS Leakage Current | 0°C < T _J < 85°C, HZ V _{BAT} =4.2 V, V _{BUS} =0 | Z_MODE=1, V | | 0.2 | 5.0 | μА |
| | 0°C < T _J < 85°C, HZ_MODE=1, V _{BAT} =4.2 V | | | | 20 | ^ | |
| I _{BAT} | Impedance Mode | FAN54013-14, DISA 0°C < T _J < 85°C, V _B | | | | 10 | μА |
| Charger Vol | tage Regulation | | | | | | |
| | Charge Voltage Range | | | 3.5 | | 4.4 | |
| V_{OREG} | Charge Voltage Accuracy | T _A =25°C | | -0.5% | | +0.5% | V |
| | Charge Vollage Accuracy | T _J =0 to 125°C | | -1% | | +1% | |
| Charging Cu | urrent Regulation | | | | | | |
| | Output Charge Current Range | $V_{LOWV} < V_{BAT} < V_{ORE}$ R_{SENSE} =68m Ω | $V_{\text{LOWV}} < V_{\text{BAT}} < V_{\text{OREG}}$ Rsense=68m Ω | | | 1450 | mA |
| | Charge Current Accuracy Across R _{SENSE} | 20 mV < V _{IREG} < | FAN54010-12 | 95 | 100 | 105 | |
| OCHRG | | 40 mV | FAN54013-14 | 92 | 97 | 102 | 0/ |
| | | \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | V _{IREG} > 40 mV | 97 | 100 | 103 | % |
| | | V _{IREG} > 40 mV | FAN54013-14 | 94 | 97 | 100 | |
| Weak Batter | y Detection | | | | | | |
| | Weak Battery Threshold Range | | | 3.4 | | 3.7 | V |
| V_{LOWV} | Weak Battery Threshold Accuracy | | | – 5 | | +5 | % |
| | Weak Battery Deglitch Time | Rising Voltage | | | 30 | | ms |
| Logic Levels | s: DISABLE, SDA, SCL, OTG | | | | | / | |
| V _{IH} | High-Level Input Voltage | | | 1.05 | <i></i> | | V |
| V _{IL} | Low-Level Input Voltage | | | | | 0.4 | V |
| I _{IN} | Input Bias Current | Input Tied to GND o | r V _{IN} | | 0.01 | 1.00 | μА |
| Charge Tern | mination Detection | • | | | | | |
| | Termination Current Range | V _{BAT} > V _{OREG} - V _{RCH} | , R _{SENSE} =68 m Ω | 50 | | 400 | mA |
| | T | [V _{CSIN} – V _{BAT}] from | 3 mV to 20 mV | -25 | | +25 | 61 |
| $I_{(TERM)}$ | Termination Current Accuracy | [V _{CSIN} – V _{BAT}] from 2 | 20 mV to 40 mV | - 5 | | +5 | |
| | Termination Current Deglitch Time | 2 mV Overdrive | | | 30 | | ms |
| 1.8V Linear | Regulator | · · | | | ī. | 1 | |
| V _{REG} | 1.8 V Regulator Output | I _{REG} from 0 to 2 mA, | FAN54013-14 | 1.7 | 1.8 | 1.9 | V |

Continued on the following page...

Electrical Specifications

Unless otherwise specified: according to the circuit of Figure 1; recommended operating temperature range for T_J and T_A ; V_{BUS} =5.0 V; HZ_MODE ; QPA_MODE 0; (Charge Mode); QPA_MODE 0; QPA_MODE 10; QPA_MODE 20; QPA_MODE 30; QPA_MODE 40; QPA_MODE 400; QPA_MODE 40; QPA_MODE 40;

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit |
|--------------------------|---|---|------|-------|----------|------|
| Input Power | Source Detection | | • | | L | |
| V _{IN(MIN)1} | VBUS Input Voltage Rising | To Initiate and Pass VBUS Validation | | 4.29 | 4.42 | V |
| V _{IN(MIN)2} | Minimum VBUS During Charge | During Charging | | 3.71 | 3.94 | V |
| t _{VBUS_VALID} | VBUS Validation Time | | | 30 | | ms |
| Special Cha | rger (V _{BUS}) (FAN54013, FAN54014) | | | | . | ı |
| V _{SP} | Special Charger Setpoint Accuracy | | -3 | | +3 | % |
| Input Currer | nt Limit | | | | . | |
| | land to Comment Line it Those should | I _{IN} Set to 100 mA | 88 | 93 | 98 | |
| I _{INLIM} | Input Current Limit Threshold | I _{IN} Set to 500 mA | 450 | 475 | 500 | mA |
| V _{REF} Bias Ge | enerator | | • | | • | • |
| | Bias Regulator Voltage | $V_{BUS} > V_{IN(MIN)}$ or $V_{BAT} > V_{BAT(MIN)}$ | | | 6.5 | V |
| V_{REF} | Short-Circuit Current Limit | | | 20 | | mA |
| Battery Recl | harge Threshold | | | | | • |
| V | Recharge Threshold | Below V _(OREG) | 100 | 120 | 150 | mV |
| V_{RCH} | Deglitch Time | V _{BAT} Falling Below V _{RCH} Threshold | | 130 | | ms |
| STAT Outpu | t | | | • | | • |
| V _{STAT(OL)} | STAT Output Low | I _{STAT} =10 mA | | | 0.4 | V |
| I _{STAT(OH)} | STAT High Leakage Current | V _{STAT} =5 V | | | 1 | μΑ |
| Battery Dete | ection | | | l l | | |
| I _{DETECT} | Battery Detection Current before Charge Done (Sink Current) ⁽⁵⁾ | Begins after Termination Detected | | -0.80 | | mA |
| t _{DETECT} | Battery Detection Time | - and V _{BAT} ≤ V _{OREG} -V _{RCH} | | 262 | | ms |
| Sleep Comp | arator | | | • | | • |
| V_{SLP} | Sleep-Mode Entry Threshold, V _{BUS} – V _{BAT} | 2.3 V ≤ V _{BAT} ≤ V _{OREG} , V _{BUS} Falling | 0 | 0.04 | 0.10 | V |
| t _{SLP_EXIT} | Deglitch Time for VBUS Rising Above V _{BAT} by V _{SLP} | Rising Voltage | | 30 | | ms |
| Power Switch | ches (see Figure 3) | | | , y | | |
| | Q3 On Resistance (VBUS to PMID) | I _{IN(LIMIT)} =500 mA | | 180 | 250 | |
| $R_{DS(ON)}$ | Q1 On Resistance (PMID to SW) | | | 130 | 225 | mΩ |
| | Q2 On Resistance (SW to GND) | | | 150 | 225 | |
| Charger PW | M Modulator | | | | | 1 |
| f_{SW} | Oscillator Frequency | | 2.7 | 3.0 | 3.3 | MHz |
| D _{MAX} | Maximum Duty Cycle | | | | 100 | % |
| D _{MIN} | Minimum Duty Cycle | | | 0 | | % |
| I _{SYNC} | Synchronous to Non-Synchronous Current Cut-Off Threshold ⁽⁶⁾ | Low-Side MOSFET (Q2) Cycle-by- Cycle Current Limit | | 140 | | mA |

Continued on the following page...

Electrical Specifications

Unless otherwise specified: according to the circuit of Figure 1; recommended operating temperature range for T_J and T_A ; V_{BUS} =5.0 V; HZ_MODE ; OPA_MODE =0; (Charge Mode); SCL, SDA, OTG=0 or 1.8 V; and typical values are for T_J =25°C.

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit |
|-------------------------|---|---|------|------|------|------|
| Boost Mode | Operation (OPA_MODE=1, HZ_MODE | DE=0) | 1 | l. | | |
| M | Decet Outset Velters at VPLIC | 2.5 V < V _{BAT} < 4.5 V, I _{LOAD} from 0 to 200 mA | 4.80 | 5.07 | 5.17 | V |
| V_{BOOST} | Boost Output Voltage at VBUS | $3.0 \text{ V} < \text{V}_{\text{BAT}} < 4.5 \text{ V}, \text{ I}_{\text{LOAD}} \text{ from 0 to}$ 500 mA | 4.77 | 5.07 | 5.17 |] V |
| I _{BAT(BOOST)} | Boost Mode Quiescent Current | PFM Mode, V _{BAT} =3.6 V, I _{OUT} =0 | | 140 | 300 | μА |
| I _{LIMPK(BST)} | Q2 Peak Current Limit | | 1272 | 1590 | 1908 | mA |
| UVLO _{BST} | Minimum Battery Voltage for Boost | While Boost Active | | 2.42 | | V |
| UVLOBST | Operation | To Start Boost Regulator | | 2.58 | 2.70 |] |
| VBUS Load | Resistance | | | | | |
| R _{VBUS} | VIDLIC to DOND Decistores | Normal Operation | | 1500 | | ΚΩ |
| | VBUS to PGND Resistance | Charger Validation | | 100 | | Ω |
| Protection a | nd Timers | | | | | |
| VBUS _{OVP} | VBUS Over-Voltage Shutdown | V _{BUS} Rising | 6.09 | 6.29 | 6.49 | V |
| V B U S O V P | Hysteresis | V _{BUS} Falling | | 100 | | mV |
| I _{LIMPK(CHG)} | Q1 Cycle-by-Cycle Peak Current Limit | Charge Mode | | 2.3 | | А |
| V | Battery Short-Circuit Threshold | V _{BAT} Rising | 1.95 | 2.00 | 2.05 | V |
| V _{SHORT} | Hysteresis | V _{BAT} Falling | | 100 | | mV |
| I _{SHORT} | Linear Charging Current | V _{BAT} < V _{SHORT} | 20 | 30 | 40 | mA |
| т | Thermal Shutdown Threshold ⁽⁷⁾ | T _J Rising | | 145 | | -°C |
| T _{SHUTDWN} | Hysteresis ⁽⁷⁾ | T _J Falling | | 10 | |] [|
| T _{CF} | Thermal Regulation Threshold ⁽⁷⁾ | Charge Current Reduction Begins | / | 120 | | °C |
| t _{INT} | Detection Interval | | | 2.1 | | S |
| 4 | 32-Second Timer ⁽⁸⁾ | Charger Enabled | 20.5 | 25.2 | 28.0 | |
| t _{32S} | 32-Second Timer | Charger Disabled | 18.0 | 25.2 | 34.0 | s |
| t _{15MIN} | 15-Minute Timer | 15-Minute Mode (FAN54013-14) | 12.0 | 13.5 | 15.0 | min |
| Δt_{LF} | Low-Frequency Timer Accuracy | Charger Inactive | -25 | | 25 | % |

Notes:

- Negative current is current flowing from the battery to VBUS (discharging the battery).
- 6. Q2 always turns on for 60 ns, then turns off if current is below ISYNC.
- 7. Guaranteed by design; not tested in production.
- 8. This tolerance (%) applies to all timers on the IC, including soft-start and deglitching timers.

I²C Timing Specifications

Guaranteed by design.

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Uni |
|---------------------|---|--|------|-------------------|------|-----|
| | | Standard Mode | | | 100 | |
| • | | Fast Mode | | | 400 | |
| f _{SCL} | SCL Clock Frequency | High-Speed Mode, C _B ≤ 100 pF | | | 3400 | kHz |
| | | High-Speed Mode, C _B ≤ 400 pF | | | 1700 | |
| | Bus-Free Time between STOP | Standard Mode | | 4.7 | | |
| t _{BUF} | and START Conditions | Fast Mode | | 1.3 | | μS |
| | | Standard Mode | | 4 | | μS |
| t _{HD;STA} | START or Repeated START Hold Time | Fast Mode | | 600 | | ns |
| | Tiola Time | High-Speed Mode | | 160 | | ns |
| | | Standard Mode | | 4.7 | | μS |
| | | Fast Mode | | 1.3 | | μS |
| t_{LOW} | SCL LOW Period | High-Speed Mode, C _B ≤ 100 pF | | 160 | | ns |
| | | High-Speed Mode, C _B ≤ 400 pF | | 320 | | ns |
| / | | Standard Mode | | 4 | | μ |
| | | Fast Mode | | 600 | | ns |
| t _{HIGH} | SCL HIGH Period | High-Speed Mode, C _B ≤ 100 pF | | 60 | | ns |
| | | High-Speed Mode, C _B ≤ 400 pF | | 120 | | ns |
| | | Standard Mode | | 4.7 | | μ |
| t _{SU;STA} | Repeated START Setup Time | Fast Mode | | 600 | | ns |
| , - | | High-Speed Mode | | 160 | | ns |
| | | Standard Mode | | 250 | | |
| t _{SU;DAT} | Data Setup Time | Fast Mode | | 100 | | ns |
| | | High-Speed Mode | | 10 | | İ |
| | | Standard Mode | 0 | | 3.45 | μ |
| . \ | B 4 11 11 T | Fast Mode | 0 | | 900 | ns |
| t _{HD;DAT} | Data Hold Time | High-Speed Mode, C _B ≤ 100 pF | 0 | | 70 | n |
| | | High-Speed Mode, C _B ≤ 400 pF | 0 | | 150 | ns |
| | | Standard Mode | 20+0 |).1C _B | 1000 | |
| | 001 5: - | Fast Mode | 20+0 |).1C _B | 300 | |
| t _{RCL} | SCL Rise Time | High-Speed Mode, C _B ≤ 100 pF | | 10 | 80 | ns |
| | | High-Speed Mode, C _B ≤ 400 pF | | 20 | 160 | |
| | | Standard Mode | 20+0 |).1C _B | 300 | |
| | 001 5 11 7 | Fast Mode | 20+0 |).1C _B | 300 | |
| t _{FCL} | SCL Fall Time | High-Speed Mode, C _B ≤ 100 pF | | 10 | 40 | ns |
| | | High-Speed Mode, C _B ≤ 400 pF | | 20 | 80 | |
| | CDA Dina Time | Standard Mode | 20+0 |).1C _B | 1000 | |
| t_{RDA} | SDA Rise Time Rise Time of SCL after a | Fast Mode | 20+0 |).1C _B | 300 | |
| t _{RCL1} | Repeated START Condition | High-Speed Mode, C _B ≤ 100 pF | | 10 | 80 | ns |
| | and after ACK Bit | High-Speed Mode, C _B ≤ 400 pF | | 20 | 160 | |

Continued on the following page...

I²C Timing Specifications

Guaranteed by design.

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit |
|---------------------|------------------------------|--|------|-------------------|------|------|
| | | Standard Mode | 20+0 |).1C _B | 300 | |
| | SDA Fall Time | Fast Mode | 20+0 |).1C _B | 300 | İ |
| t _{FDA} | SDA Fall Time | High-Speed Mode, C _B ≤ 100 pF | | 10 | 80 | ns |
| | | High-Speed Mode, C _B ≤ 400 pF | | 20 | 160 | |
| | | Standard Mode | | 4 | | μS |
| t _{SU;STO} | Stop Condition Setup Time | Fast Mode | | 600 | | ns |
| | | High-Speed Mode | | 160 | | ns |
| Св | Capacitive Load for SDA, SCL | | | | 400 | pF |

Timing Diagrams





Figure 5. I²C Interface Timing for Fast and Slow Modes




Note A: First rising edge of SCLH after Repeated Start and after each ACK bit.

Figure 6. I²C Interface Timing for High-Speed Mode

Charge Mode Typical Characteristics

Unless otherwise specified, circuit of Figure 1, V_{OREG}=4.2 V, V_{BUS}=5.0 V, and T_A=25°C.







Figure 7. Battery Charge Current vs. V_{BUS} with I_{INLIM}=100 mA



Figure 8. Battery Charge Current vs. V_{BUS} with I_{INLIM}=500 mA






Figure 9. Charger Efficiency, No I_{INLIM}, I_{OCHARGE}=1,450 mA

Trig?

VBAT 3.4V (offset) I BAT **V**BUS M200ms A Ch2 J 960mV 100mA Ω% Ch2 2.00 V

Figure 10. Charger Efficiency vs. V_{BUS}, I_{INLIM}=500 mA




Figure 11. Auto-Charge Startup at V_{BUS} Plug-in, I_{INLIM}=100 mA, OTG=1, V_{BAT}=3.4 V

Figure 12. Auto-Charge Startup at V_{BUS} Plug-in, I_{INLIM}=500 mA, OTG=1, V_{BAT}=3.4 V

Ch3 100mA Ω% Ch4

Tek Run

Charge Mode Typical Characteristics

Unless otherwise specified, circuit of Figure 1, V_{OREG}=4.2 V, V_{BUS}=5.0 V, and T_A=25°C.




Figure 13. AutoCharge Startup with 300 mA Limited Charger / Adaptor, I_{INLIM}=500 mA, OTG=1, V_{BAT}=3.4 V

Figure 14. Charger Startup with HZ_MODE Bit Reset, I_{INLIM}=500 mA, I_{OCHARGE}=1,050 mA, OREG=4.2 V, V_{BAT}=3.6 V

VBAT

IBAT

I BUS





Figure 15. Battery Removal / Insertion During Charging, V_{BAT}=3.9 V, I_{OCHARGE}=1,050 mA, No I_{INLIM}, TE=0

Figure 16. Battery Removal / Insertion During Charging, V_{BAT}=3.9 V, I_{OCHARGE}=1,050 mA, No I_{INLIM}, TE=1

Charge Mode Typical Characteristics

Unless otherwise specified, circuit of Figure 1, V_{OREG}=4.2 V, V_{BUS}=5.0 V, and T_A=25°C.







Figure 17. No Battery at V_{BUS} Power-up; FAN54010, FAN54013

Figure 18. No Battery at V_{BUS} Power-up; FAN54012







Figure 19. VBUS Current in High-Impedance Mode with Battery Open

Figure 20. V_{REG} 1.8 V Output Regulation

Boost Mode Typical Characteristics Unless otherwise specified, using circuit of Figure 1, V_{BAT}=3.6 V, T_A=25°C.






Figure 21. Efficiency vs. VBAT









Figure 23. Output Regulation vs. V_{BAT}

Figure 24. Output Regulation Over Temperature






Figure 25. Quiescent Current

Figure 26. High-Impedance Mode Battery Current

Boost Mode Typical Characteristics

Unless otherwise specified, using circuit of Figure 1, V_{BAT}=3.6 V, T_A=25°C.




Figure 27. Boost PWM Waveform




Figure 29. Output Ripple vs. V_{BAT}

Figure 28. Boost PFM Waveform




Figure 30. Output Ripple vs. Temperature

Boost Mode Typical Characteristics

Unless otherwise specified, using circuit of Figure 1, V_{BAT}=3.6 V, T_A=25°C.




Figure 31. Startup, 3.6 V_{BAT} , 44 Ω Load, Additional 10 μF , X5R Across V_{BUS}

Figure 32. V_{BUS} Fault Response, 3.6 V_{BAT}




Figure 33. Load Transient, 5-155-5 mA, t_R=t_F=100 ns

Figure 34. Load Transient, 5-255-5 mA, t_R=t_F=100 ns

Circuit Description / Overview

When charging batteries with a current-limited input source, such as USB, a switching charger's high efficiency over a wide range of output voltages minimizes charging time.

FAN5401X combines a highly integrated synchronous buck regulator for charging with a synchronous boost regulator, which can supply 5 V to USB On-The-Go (OTG) peripherals. The regulator employs synchronous rectification for both the charger and boost regulators to maintain high efficiency over a wide range of battery voltages and charge states.

The FAN5401X has three operating modes:

- Charge Mode: Charges a single-cell Li-ion or Li-polymer battery.
- Boost Mode: Provides 5 V power to USB-OTG with an integrated synchronous rectification boost regulator using the battery as input.
- High-Impedance Mode:
 Both the boost and charging circuits are OFF in this mode. Current flow from VBUS to the battery or from the battery to VBUS is blocked in this mode. This mode consumes very little current from VBUS or the battery.

Note: Default settings are denoted by **bold typeface**.

Charge Mode

In Charge Mode, FAN5401X employs four regulation loops:

- Input Current: Limits the amount of current drawn from VBUS. This current is sensed internally and can be programmed through the I²C interface.
- Charging Current: Limits the maximum charging current. This current is sensed using an external R_{SENSE} resistor.
- 3. Charge Voltage: The regulator is restricted from exceeding this voltage. As the internal battery voltage rises, the battery's internal impedance and R_{SENSE} work in conjunction with the charge voltage regulation to decrease the amount of current flowing to the battery. Battery charging is completed when the voltage across R_{SENSE} drops below the I_{TERM} threshold.
- Temperature: If the IC's junction temperature reaches 120°C, charge current is reduced until the IC's temperature stabilizes at 120°C.
- An additional loop limits the amount of drop on VBUS to a programmable voltage (V_{SP}) to accommodate "special chargers" that limit current to a lower current than might be available from a "normal" USB wall charger.

Battery Charging Curve

If the battery voltage is below V_{SHORT} , a linear current source pre-charges the battery until V_{BAT} reaches V_{SHORT} . The PWM charging circuit is then started and the battery is charged with a constant current if sufficient input power is available. The current slew rate is limited to prevent overshoot.

The FAN5401X is designed to work with a current-limited input source at VBUS. During the current regulation phase of charging, I_{INLIM} or the programmed charging current limits the amount of current available to charge the battery and power the system. The effect of I_{INLIM} on I_{CHARGE} can be seen in Figure 36.




Figure 35. Charge Curve, ICHARGE Not Limited by IINLIM




Figure 36. Charge Curve, IINLIM Limits ICHARGE

Assuming that V_{OREG} is programmed to the cell's fully charged "float" voltage, the current that the battery accepts with the PWM regulator limiting its output (sensed at VBAT) to V_{OREG} declines, and the charger enters the voltage regulation phase of charging. When the current declines to the programmed I_{TERM} value, the charge cycle is complete. Charge current termination can be disabled by resetting the TE bit (REG1[3]).

The charger output or "float" voltage can be programmed by the OREG bits from 3.5 V to 4.44 V in 20 mV increments, as shown in Table 3.

Table 3. OREG Bits (OREG[7:2]) vs. Charger V_{OUT} (V_{OREG}) Float Voltage

| (V _{OREG}) F | oat vo | oitage |
|------------------------|--------|--------|
| Decimal | Hex | VOREG |
| 0 | 00 | 3.50 |
| 1 | 01 | 3.52 |
| 2 | 02 | 3.54 |
| 3 | 03 | 3.56 |
| 4 | 04 | 3.58 |
| 5 | 05 | 3.60 |
| 6 | 06 | 3.62 |
| 7 | 07 | 3.64 |
| 8 | 08 | 3.66 |
| 9 | 09 | 3.68 |
| 10 | 0A | 3.70 |
| 11 | 0B | 3.72 |
| 12 | 0C | 3.74 |
| 13 | 0D | 3.76 |
| 14 | 0E | 3.78 |
| 15 | 0F | 3.80 |
| 16 | 10 | 3.82 |
| 17 | 11 | 3.84 |
| 18 | 12 | 3.86 |
| 19 | 13 | 3.88 |
| 20 | 14 | 3.90 |
| 21 | 15 | 3.92 |
| 22 | 16 | 3.94 |
| 23 | 17 | 3.96 |
| 24 | 18 | 3.98 |
| 25 | 19 | 4.00 |
| 26 | 1A | 4.02 |
| 27 | 1B | 4.04 |
| 28 | 1C | 4.06 |
| 29 | 1D | 4.08 |
| 30 | 1E | 4.10 |
| | | |

| Hex | VOREG |
|-----|--|
| 20 | 4.14 |
| 21 | 4.16 |
| 22 | 4.18 |
| 23 | 4.20 |
| 24 | 4.22 |
| 25 | 4.24 |
| 26 | 4.26 |
| 27 | 4.28 |
| 28 | 4.30 |
| 29 | 4.32 |
| 2A | 4.34 |
| 2B | 4.36 |
| 2C | 4.38 |
| 2D | 4.40 |
| 2E | 4.42 |
| 2F | 4.44 |
| 30 | 4.44 |
| 31 | 4.44 |
| 32 | 4.44 |
| 33 | 4.44 |
| 34 | 4.44 |
| 35 | 4.44 |
| 36 | 4.44 |
| 37 | 4.44 |
| 38 | 4.44 |
| 39 | 4.44 |
| 3A | 4.44 |
| 3B | 4.44 |
| 3C | 4.44 |
| 3D | 4.44 |
| 3E | 4.44 |
| | 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D |

The following charging parameters can be programmed by the host through I^2C :

Table 4. Programmable Charging Parameters

| Parameter | Name | Register |
|--------------------------------|--------------------|-----------|
| Output Voltage Regulation | Voreg | REG2[7:2] |
| Battery Charging Current Limit | I _{OCHRG} | REG4[6:4] |
| Input Current Limit | I _{INLIM} | REG1[7:6] |
| Charge Termination Limit | I _{TERM} | REG4[2:0] |
| Weak Battery Voltage | V_{LOWV} | REG1[5:4] |

A new charge cycle begins when one of the following occurs:

- The battery voltage falls below V_{OREG} V_{RCH}
- VBUS Power on Reset (POR) clears and the battery voltage is below the weak battery threshold (V_{LOWV}).
 This occurs for all versions except the FAN54011.
- CE or HZ_MODE is reset through I²C write to CONTROL1 (R1) register.

Charge Current Limit (I_{OCHARGE})

Table 5. $I_{OCHARGE}$ (REG4 [6:4]) Current as Function of $I_{OCHARGE}$ Bits and R_{SENSE} Resistor Values

| DEC | DIN | BIN HEX V _{RSENSE} (mV) | V _{RSENSE} | I _{OCHARG} | _{se} (mA) |
|-----|-----|----------------------------------|---------------------|---------------------|--------------------|
| DEC | DIN | | | 68mΩ | 100mΩ |
| 0 | 000 | 00 | 37.4 | 550 | 374 |
| 1 | 001 | 01 | 44.2 | 650 | 442 |
| 2 | 010 | 02 | 51.0 | 750 | 510 |
| 3 | 011 | 03 | 57.8 | 850 | 578 |
| 4 | 100 | 04 | 71.4 | 1050 | 714 |
| 5 | 101 | 05 | 78.2 | 1150 | 782 |
| 6 | 110 | 06 | 91.8 | 1350 | 918 |
| 7 | 111 | 07 | 98.6 | 1450 | 986 |

Termination Current Limit

Current charge termination is enabled when TE (REG1[3])=1. Typical termination current values are given in Table 6.

Table 6. I_{TERM} Current as Function of I_{TERM} Bits (REG4[2:0]) and R_{SENSE} Resistor Values

| | FAN54010-FAN54012 | | FAN540 | 13-FAI | N54014 | |
|-------|-----------------------|--|--------|---------------------|------------------------|--------|
| | . V _{RSENSE} | V _{RSENSE} I _{TERM} (mA) | | V _{RSENSE} | I _{TERM} (mA) | |
| ITERM | (mV) | 68 mΩ | 100 mΩ | (mV) | 68 mΩ | 100 mΩ |
| 0 | 3.4 | 50 | 34 | 3.3 | 49 | 33 |
| 1 | 6.8 | 100 | 68 | 6.6 | 97 | 66 |
| 2 | 10.2 | 150 | 102 | 9.9 | 146 | 99 |
| 3 | 13.6 | 200 | 136 | 13.2 | 194 | 132 |
| 4 | 17.0 | 250 | 170 | 16.5 | 243 | 165 |
| 5 | 20.4 | 300 | 204 | 19.8 | 291 | 198 |
| 6 | 23.8 | 350 | 238 | 23.1 | 340 | 231 |
| 7 | 27.2 | 400 | 272 | 26.4 | 388 | 264 |

When the charge current falls below I_{TERM}, PWM charging stops and the STAT bits change to READY (00) for about 500 ms while the IC determines whether the battery and charging source are still connected. STAT then changes to CHARGE DONE (10), provided the battery and charger are still connected.

PWM Controller in Charge Mode

The IC uses a current-mode PWM controller to regulate the output voltage and battery charge currents. The synchronous rectifier (Q2) has a negative current limit that turns off Q2 at 140 mA to prevent current flow from the battery.

Safety Timer

Section references Figure 41 and Figure 42.

At the beginning of charging, the IC starts a 15-minute timer ($t_{15\text{MIN}}$). When this timer times out, charging is terminated. Writing to any register through I²C stops and resets the $t_{15\text{MIN}}$ timer, which in turn starts a 32-second timer ($t_{32\text{S}}$). Setting the TMR_RST bit (REG0[7]) resets the $t_{32\text{S}}$ timer. If the $t_{32\text{S}}$ timer times out, charging is terminated, the registers are set to their default values, and charging resumes using the default values with the $t_{15\text{MIN}}$ timer running.

Normal charging is controlled by the host with the t_{32S} timer running to ensure that the host is alive. Charging with the $t_{15\text{MIN}}$ timer running is used for charging that is unattended by the host. If the $t_{15\text{MIN}}$ timer expires, the IC turns off the charger, sets the $\overline{\text{CE}}$ bit, and indicates a timer fault (110) on the FAULT bits (REG0[2:0]). This sequence prevents overcharge if the host fails to reset the t_{32S} timer.

V_{BUS} POR / Non-Compliant Charger Rejection

When the IC detects that V_{BUS} has risen above $V_{IN(MIN)1}$ (4.4 V), the IC applies a 100Ω load from VBUS to GND. To clear the VBUS POR (Power-On-Reset) and begin charging, VBUS must remain above $V_{IN(MIN)1}$ and below VBUS_{OVP} for t_{VBUS_VALID} (30 ms) before the IC initiates charging. The VBUS validation sequence always occurs before charging is initiated or re-initiated (for example, after a VBUS OVP fault or a V_{RCH} recharge initiation).

 $t_{\text{VBUS_VALID}}$ ensures that unfiltered 50/60 Hz chargers and other non-compliant chargers are rejected.

USB-Friendly Boot Sequence

For FAN54010/12/13, NOT FAN54011/14

At VBUS POR, when the battery voltage is above the weak battery threshold (V_{LOWV}), the IC operates in accordance with its I^2C register settings. If $V_{BAT} < V_{LOWV}$, the IC sets all registers to their default values and enables the charger using an input current limit controlled by the OTG pin (100 mA if OTG is LOW and 500 mA if OTG is HIGH). This feature can revive a battery whose voltage is too low to ensure reliable host operation. Charging continues in the absence of host communication even after the battery has reached V_{OREG}, whose default value is 3.54 V, and the charger remains active until t_{15MIN} times out. Once the host processor begins writing to the IC, charging parameters are set by the host, which must continually reset the t₃₂₈ timer to continue charging using the programmed charging parameters. If t_{32S}.times out, the register defaults are loaded, the FAULT bits are set to 110, STAT is pulsed HIGH, and charging continues with default charge parameters.

The FAN54011 and FAN54014 do not automatically initiate charging at VBUS POR. Instead, they wait for the host to initiate charging through I²C commands.

Input Current Limiting

To minimize charging time without overloading VBUS current limitations, the IC's input current limit can be programmed by the I_{INLIM} bits (REG1[7:6]).

Table 7. Input Current Limit

| I _{INLIM} REG1[7:6] | Input Current Limit |
|------------------------------|---------------------|
| 00 | 100 mA |
| 01 | 500 mA |
| 10 | 800 mA |
| 11 | No limit |

For all versions except the FAN54011/14, the OTG pin establishes the input current limit when $t_{15\text{MIN}}$ is running. For the FAN54011 and FAN54014, no charging occurs automatically at VBUS POR; the input current limit is established by the I_{INLIM} bits.

Flow Charts





Figure 37. Charger VBUS POR



Flow Charts (Continued)




Figure 39. Charge Configuration




Figure 40. HZ-State

Flow Charts (Continued)




Figure 41. Timer Flow Chart for FAN54010, FAN54012, FAN54013




Figure 42. Timer Flow Chart for FAN54011 and FAN54014

Special Charger

FAN54013, FAN54014 Only

The FAN54013 and FAN54014 have additional functionality to limit input current in case a current-limited "special charger" is supplying VBUS. These slowly increase the charging current until either:

I_{INLIM} or I_{OCHARGE} is reached

or

V_{BUS}=V_{SP}.

If V_{BUS} collapses to V_{SP} when the current is ramping up, the FAN54013 and FAN54014 charge with an input current that keeps $V_{BUS} = V_{SP}$. When the V_{SP} control loop is limiting the charge current, the SP bit (REG5[4]) is set.

Table 8. V_{SP} as Function of SP Bits (REG5[2:0])

| Ş | | | |
|-----|-----|-----|----------|
| DEC | BIN | HEX | V_{SP} |
| 0 | 000 | 00 | 4.213 |
| 1 | 001 | 01 | 4.293 |
| 2 | 010 | 02 | 4.373 |
| 3 | 011 | 03 | 4.453 |
| 4 | 100 | 04 | 4.533 |
| 5 | 101 | 05 | 4.613 |
| 6 | 110 | 06 | 4.693 |
| 7 | 111 | 07 | 4.773 |

Safety Settings

FAN54013 and FAN54014 Only

The FAN54013 and FAN54014 contain a SAFETY register (REG6) that prevents the values in OREG (REG2[7:2]) and IOCHARGE (REG4[6:4]) from exceeding the values of the VSAFE and ISAFE values.

After V_{BAT} exceeds V_{SHORT} , the SAFETY register is loaded with its default value and may be written only before any other register is written. After writing to any other register, the SAFETY register is locked until V_{BAT} falls below V_{SHORT} .

The ISAFE (REG6[6:4]) and VSAFE (REG6[3:0]) registers establish values that limit the maximum values of $I_{OCHARGE}$ and V_{OREG} used by the control logic. If the host attempts to write a value higher than VSAFE or ISAFE to OREG or IOCHARGE, respectively; the VSAFE, ISAFE value appears as the OREG, IOCHARGE register value, respectively.

Table 9. I_{SAFE} (I_{OCHARGE} Limit) as Function of ISAFE Bits (REG6[6:4])

| ISAFE | (REG | 6[6:4]) | | | |
|-------|----------|---------|--------------------------|-------------------|--------|
| DEC | D | | V _{RSENSE} (mV) | I _{SAFE} | (mA) |
| DEC | BIN | HEX | | 68 mΩ | 100 mΩ |
| 0 | 000 | 00 | 37.4 | 550 | 374 |
| 1 | 001 | 01 | 44.2 | 650 | 442 |
| 2 | 010 | 02 | 51.0 | 750 | 510 |
| 3 | 011 | 03 | 57.8 | 850 | 578 |
| 4 | 100 | 04 | 71.4 | 1050 | 714 |
| 5 | 101 | 05 | 78.2 | 1150 | 782 |
| 6 | 110 | 06 | 91.8 | 1350 | 918 |
| 7 | 111 | 07 | 98.6 | 1450 | 986 |

Table 10. V_{SAFE} (V_{OREG} Limit) as Function of VSAFE Bits (REG6[3:0])

| VSAF | E (REG | 6[3:0]) | | |
|------|--------|---------|--------------------------|---------------|
| DEC | BIN | HEX | Max. OREG (REG2[7:2]) | VOREG Max. |
| 0 | 0000 | 00 | 100011 | 4.20 |
| 1 | 0001 | 00 | 100100 | 4.22 |
| 2 | 0010 | 01 | 100101 | 4.24 |
| 3 | 0011 | 02 | 100110 | 4.26 |
| 4 | 0100 | 03 | 100111 | 4.28 |
| 5 | 0101 | 04 | 101000 | 4.30 |
| 6 | 0110 | 05 | 101001 | 4.32 |
| 7 | 0111 | 06 | 101010 | 4.34 |
| 8 | 1000 | 07 | 101011 | 4.36 |
| 9 | 1001 | 08 | 101100 | 4.38 |
| 10 | 1010 | 09 | 101101 | 4.40 |
| 11 | 1011 | 0A | 101110 | 4.42 |
| 12 | 1100 | 0B | 101111 | 4.44 |
| 13 | 1101 | 0C | 110000 | 4.44 |
| 14 | 1110 | 0D | 110001 | 4.44 |
| 15 | 1111 | 0E | 110010 | 4.44 |

Thermal Regulation and Protection

When the IC's junction temperature reaches T_{CF} (about 120°C), the charger reduces its output current to 550 mA to prevent overheating. If the temperature increases beyond $T_{SHUTDOWN}$; charging is suspended, the FAULT bits are set to 101, and STAT is pulsed HIGH. In Suspend Mode, all timers stop and the state of the IC's logic is preserved. Charging resumes at programmed current after the die cools to about 120°C.

Additional θ_{JA} data points, measured using the FAN5401X evaluation board, are given in Table 11 (measured with $T_A = 25 ^{\circ} C).$ Note that as power dissipation increases, the effective θ_{JA} decreases due to the larger difference between the die temperature and its ambient.

Table 11. FAN5401X Evaluation Board Measured θ_{1A}

| Power (W) | θμΑ |
|-----------|--------|
| 0.504 | 54°C/W |
| 0.844 | 50°C/W |
| 1.506 | 46°C/W |

Charge Mode Input Supply Protection

Sleep Mode

When V_{BUS} falls below $V_{\text{BAT}} + V_{\text{SLP}}$, and V_{BUS} is above $V_{\text{IN(MIN)}}$, the IC enters Sleep Mode to prevent the battery from draining into VBUS. During Sleep Mode, reverse current is disabled by body switching Q1.

Input Supply Low-Voltage Detection

The IC continuously monitors VBUS during charging. If V_{BUS} falls below $V_{\text{IN(MIN)}}$, the IC:

- 1. Terminates charging
- 2. Pulses the STAT pin, sets the STAT bits to 11, and sets the FAULT bits to 011.

If V_{BUS} recovers above the $V_{\text{IN}(\text{MIN})}$ rising threshold after time t_{INT} (about two seconds), the charging process is repeated. This function prevents the USB power bus from collapsing or oscillating when the IC is connected to a suspended USB port or a low-current-capable OTG device.

Input Over-Voltage Detection

When the V_{BUS} exceeds VBUS_{OVP}, the IC:

- 1. Turns off Q3
- 2. Suspends charging
- 3. Sets the FAULT bits to 001, sets the STAT bits to 11, and pulses the STAT pin.

When V_{BUS} falls about 150mV below VBUS_{OVP}, the fault is cleared and charging resumes after V_{BUS} is revalidated (see VBUS POR / Non-Compliant Charger Rejection).

VBUS Short While Charging

If VBUS is shorted with a very low impedance while the IC is charging with $I_{\rm INLIMIT}{=}100$ mA, the IC may not meet datasheet specifications until power is removed. To trigger this condition, $V_{\rm BUS}$ must be driven from 5 V to GND with a high slew rate. Achieving this slew rate requires a 0 Ω short to the USB cable less than 10cm from the connector.

Charge Mode Battery Detection & Protection

VBAT Over-Voltage Protection

The OREG voltage regulation loop prevents V_{BAT} from overshooting the OREG voltage by more than 50 mV when the battery is removed. When the PWM charger runs with no battery, the TE bit is not set and a battery is inserted that is charged to a voltage higher than V_{OREG} ; PWM pulses stop. If no further pulses occur for 30 ms, the IC sets the FAULT bits to 100, sets the STAT bits to 11, and pulses the STAT pin.

Battery Detection During Charging

The IC can detect the presence, absence, or removal of a battery if the termination bit (TE) is set. During normal charging, once V_{BAT} is close to V_{OREG} and the termination charge current is detected, the IC terminates charging and sets the STAT bits to 10. It then turns on a discharge current, I_{DETECT} , for I_{DETECT} . If I_{DETECT} is still above I_{OREG} and I_{OREG} is present and the IC sets the FAULT bits to 000. If I_{DETECT} below I_{OREG} is absent and the IC:

- 1. Sets the registers to their default values.
- 2. Sets the FAULT bits to 111.
- 3. Resumes charging with default values after t_{INT}.

Battery Short-Circuit Protection

If the battery voltage is below the short-circuit threshold (V_{SHORT}); a linear current source, I_{SHORT} , supplies V_{BAT} until $V_{BAT} > V_{SHORT}$.

Battery Detection During Power-up

For FAN54010 and FAN54013

At VBUS POR, a 5 k Ω load is applied to VBAT for 500 ms to discharge any residual system capacitance in case the battery is absent. If V_{BAT} < V_{SHORT}, linear charging commences. When V_{BAT} rises above V_{SHORT}, PWM charging proceeds with the float voltage (OREG) temporarily set to 4 V. If the battery voltage exceeds 3.7 V within 32 ms of the beginning of PWM charging, the battery is absent. If battery absent is detected:

- 1. High-Impedance Mode is entered.
- 2. FAULT bits are set to 111.
- 3. The t_{15MIN} timer is disabled until VBUS is removed.

If V_{BAT} remains below 3.7 V during the initial 32 ms period, the float voltage returns to the OREG register setting and PWM charging continues.

System Operation with No Battery

The FAN54012 continues charging after VBUS POR with the default parameters, regulating the V_{BAT} line to 3.54 V until the host processor issues commands or the 15-minute timer expires. In this way, the FAN54012 can start the system without a battery.

The FAN5401X soft-start function can interfere with the system supply with battery absent. The soft-start activates whenever V_{OREG} , I_{INLIM} , or $I_{OCHARGE}$ are set from a lower to higher value. During soft-start, the I_{IN} limit drops to 100 mA for about 1 ms unless I_{INLIM} is set to 11 (no limit). This could cause the system processor to fail to start. To avoid this behavior, use the following sequence.

- Set the OTG pin HIGH. When VBUS is plugged in, I_{INLIM} is set to 500mA until the system processor powers up and can set parameters through I²C.
- 2. Program the Safety Register.
- Set I_{INLIM} to 11 (no limit).
- 4. Set OREG to the desired value (typically 4.18).
- Reset the IOLEVEL bit, then set IOCHARGE.
- 6. Set I_{INLIM} to 500mA if a USB source is connected.

During the initial system startup, while the charger IC is being programmed, the system current is limited to 325 mA for 1ms during steps 4 and 5. This is the value of the soft-start ICHARGE current used when I_{INLIM} is set to No Limit.

If the system is powered up without a battery present, the CV bit should be set. When a battery is inserted, the CV bit is cleared.

Charger Status / Fault Status

The STAT pin indicates the operating condition of the IC and provides a fault indicator for interrupt driven systems.

Table 12. STAT Pin Function

| EN_STAT | Charge State | STAT Pin |
|---------|------------------------------|----------------------------|
| 0 | X | OPEN |
| Х | Normal Conditions | OPEN |
| 1 | Charging | LOW |
| Х | Fault (Charging or Boost) | 128 µs Pulse, then OPEN |

The FAULT bits (R0[2:0]) indicate the type of fault in Charge Mode (see *Table 13*).

Table 13. Fault Status Bits During Charge Mode

| F | Fault Bit | | Fault Description | |
|----|-----------|----|-------------------|--|
| B2 | B1 | В0 | Fault Description | |
| 0 | 0 | 0 | Normal (No Fault) | |
| 0 | 0 | 1 | VBUS OVP | |
| 0 | 1 | 0 | Sleep Mode | |
| 0 | 1 | 1 | Poor Input Source | |
| 1 | 0 | 0 | Battery OVP | |
| 1 | 0 | 1 | Thermal Shutdown | |
| 1 | 1 | 0 | Timer Fault | |
| 1 | 1 | 1 | No Battery | |

Charge Mode Control Bits

Setting either HZ_MODE or $\overline{\text{CE}}$ through I²C disables the charger and puts the IC into High-Impedance Mode and resets t_{328} . If $V_{\text{BAT}} < V_{\text{LOWV}}$ while in High-Impedance Mode, t_{328} begins running and, when it overflows, all registers (except SAFETY) reset, which enables $t_{15\text{MIN}}$ charging on versions with the 15-minute timer.

When $t_{15\text{MIN}}$ overflows, the IC sets the CE bit and the IC enters High-Impedance Mode. If $\overline{\text{CE}}$ was set by $t_{15\text{MIN}}$ overflow, a new charge cycle can only be initiated through I²C or VBUS POR.

Setting the RESET bit clears all registers. If HZ_MODE or $\overline{\text{CE}}$ bits were set when the RESET bit is set, these bits are also cleared, but the t_{32S} timer is not started, and the IC remains in High-Impedance Mode.

Table 14. FAN54013-14 DISABLE Pin and $\overline{\text{CE}}$ Bit Functionality

| Charging | DISABLE Pin | CE | HZ_MODE |
|----------|-------------|----|---------|
| ENABLE | 0 | 0 | 0 |
| DISABLE | X | 1 | X |
| DISABLE | X | Х | 1 |
| DISABLE | 1 | Х | X |

Raising the DISABLE pin stops t_{32S} from advancing, but does not reset it. If the DISABLE pin is raised during $t_{15\text{MIN}}$ charging, the $t_{15\text{MIN}}$ timer is reset.

Operational Mode Control

OPA_MODE (REG1[0]) and the HZ_MODE (REG1[1]) bits in conjunction with the FAULT state define the operational mode of the charger.

Table 15. Operation Mode Control

| HZ_MODE | OPA_MODE | FAULT | Operation Mode |
|---------|----------|-------|------------------|
| 0 | 0 | 0 | Charge |
| 0 | X | 1 | Charge Configure |
| 0 | 1 | 0 | Boost |
| 1 | Х | Х | High Impedance |

The IC resets the OPA_MODE bit whenever the boost is deactivated, whether due to a fault or being disabled by setting the HZ MODE bit.

Boost Mode

Boost Mode can be enabled if the IC is in 32-Second Mode with the OTG pin and OPA_MODE bits as indicated in Table 16. The OTG pin ACTIVE state is 1 if OTG_PL=1 and 0 when OTG_PL=0.

If boost is active using the OTG pin, Boost Mode is initiated even if the HZ_MODE=1. The HZ_MODE bit overrides the OPA_MODE bit.

Table 16. Enabling Boost

| OTG_EN | OTG Pin | HZ_ MODE | BOOST | |
|--------|------------|-------------|-------|----------|
| 1 | ACTIVE | X | X | Enabled |
| Х | Х | 0 | 1 | Enabled |
| X | ACTIVE | X | 0 | Disabled |
| 0 | Χ | 1 | Х | Disabled |
| 1 | ACTIVE | 1 | 1 | Disabled |
| 0 | ACTIVE | 0 | 0 | Disabled |

To remain in Boost Mode, the TMR_RST must be set by the host before the t_{32S} timer times out. If t_{32S} times out in Boost Mode; the IC resets all registers, pulses the STAT pin, sets the FAULT bits to 110, and resets the BOOST bit. VBUS POR or reading R0 clears the fault condition.

Boost PWM Control

The IC uses a minimum on-time and computed minimum off-time to regulate VBUS. The regulator achieves excellent transient response by employing current-mode modulation. This technique causes the regulator to exhibit a load line. During PWM Mode, the output voltage drops slightly as the input current rises. With a constant V_{BAT} , this appears as a constant output resistance.

The "droop" caused by the output resistance when a load is applied allows the regulator to respond smoothly to load transients with no undershoot from the load line. This can be seen in Figure 33 and Figure 43.




Figure 43. Output Resistance (R_{OUT})

 V_{BUS} as a function of I_{LOAD} can be computed when the regulator is in PWM Mode (continuous conduction) as:

$$V_{OUT} = 5.07 - R_{OUT} \bullet I_{LOAD}$$
 EQ. 1

At V_{BAT}=3.3 V, and I_{LOAD}=200 mA, V_{BUS} would drop to:

$$V_{OUT} = 5.07 - 0.26 \cdot 0.2 = 5.018V$$
 EQ. 1A

At V_{BAT}=2.7 V, and I_{LOAD}=200 mA, V_{BUS} would drop to:

$$V_{OUT} = 5.07 - 0.327 \cdot 0.2 = 5.005V$$
 EQ. 1B

PFM Mode

If V_{BUS} > VREF_{BOOST} (nominally 5.07 V) when the minimum off-time has ended, the regulator enters PFM Mode. Boost pulses are inhibited until V_{BUS} < VREF_{BOOST}. The minimum on-time is increased to enable the output to pump up sufficiently with each PFM boost pulse. Therefore the regulator behaves like a constant on-time regulator, with the bottom of its output voltage ripple at 5.07 V in PFM Mode.

Table 17. Boost PWM Operating States

| Mode | Description | Invoked When |
|------|----------------------|--|
| LIN | Linear Startup | V _{BAT} > V _{BUS} |
| SS | Boost Soft-Start | $V_{BUS} < V_{BST}$ |
| BST | Boost Operating Mode | V _{BAT} > UVLO _{BST} and SS Completed |

Startup

When the boost regulator is shut down, current flow is prevented from V_{BUS} , to V_{BUS} , as well as reverse flow from V_{RUS} to V_{RAT} .

LIN State

When EN rises, if V_{BAT} > UVLO_{BST}, the regulator first attempts to bring PMID within 400mV of V_{BAT} using an internal 450 mA current source from VBAT (LIN State). If PMID has not achieved V_{BAT} – 400mV after 560 μ s, a FAULT state is initiated.

SS State

When PMID > V_{BAT} - 400 mV, the boost regulator begins switching with a reduced peak current limit of about 50% of its normal current limit. The output slews up until V_{BUS} is within 5% of its setpoint; at which time, the regulation loop is closed and the current limit is set to 100%.

If the output fails to achieve 95% of its setpoint (V_{BST}) within 128 μ s, the current limit is increased to 100%. If the output fails to achieve 95% of its setpoint after this second 384μ s period, a fault state is initiated.

BST State

This is the normal operating mode of the regulator. The regulator uses a minimum $t_{\text{OFF}}\text{-minimum}\ t_{\text{ON}}\ \text{modulation}$ scheme. The minimum t_{OFF} is proportional to $\frac{V_{\text{IN}}}{V_{\text{OUT}}}$, which

keeps the regulator's switching frequency reasonably constant in CCM. $t_{ON(MIN)}$ is proportional to V_{BAT} and is a higher value if the inductor current reached 0 before $t_{OFF(MIN)}$ in the prior cycle.

To ensure the VBUS does not pump significantly above the regulation point, the boost switch remains off as long as $FB > V_{RFF}$.

Boost Faults

If a BOOST fault occurs:

- 1. The STAT pin pulses.
- 2. OPA MODE bit is reset.
- 3. The power stage is in High-Impedance Mode.
- 4. The FAULT bits (REG0[2:0]) are set per Table 18.

Restart After Boost Faults

If boost was enabled with the OPA_MODE bit and OTG_EN=0, Boost Mode can only be enabled through subsequent I²C commands since OPA_MODE is reset on boost faults. If OTG_EN=1 and the OTG pin is still ACTIVE (see Table 16), the boost restarts after a 5.2 ms delay, as shown in Figure 44. If the fault condition persists, restart is attempted every 5 ms until the fault clears or an I²C command disables the boost.

Table 18. Fault Bits During Boost Mode

| Fa | ault Bit | | Coult Description | | | |
|----|----------|----|---|--|--|--|
| B2 | В1 | В0 | Fault Description | | | |
| 0 | 0 | 0 | Normal (no fault) | | | |
| 0 | 0 | 1 | V _{BUS} > VBUS _{OVP} | | | |
| 0 | 1 | 0 | V _{BUS} fails to achieve the voltage required to advance to the next state during soft-start or sustained (>50 μs) current limit during the BST state. | | | |
| 0 | 1 | 1 | V _{BAT} < UVLO _{BST} | | | |
| 1 | 0 | 0 | N/A: This code does not appear. | | | |
| 1 | 0 | 1 | Thermal shutdown | | | |
| 1 | 1 | 0 | Timer fault; all registers reset. | | | |
| 1 | 1 | 1 | N/A: This code does not appear. | | | |




Figure 44. Boost Response Attempting to Start into V_{BUS} Short Circuit (Times in μs)

VREG Pin

The VREG pin on FAN54010, FAN54011, and FAN54012 provides a voltage protected from over-voltage surges on VBUS, which can be used to run auxiliary circuits. This voltage is essentially a current-limited replica of PMID. The maximum voltage on this node is 5.9 V.

FAN54013 and FAN54014 provide a 1.8 V regulated output on this pin, which can be disabled through I^2C by setting the DIS_VREG bit (REG5[6]). VREG can supply up to 2 mA. This circuit, which is powered from PMID, is enabled only when PMID > V_BAT and does not drain current from the battery. During boost, V_REG is off. It is also off when the HZ_MODE bit (REG1[1])=1.

Monitor Register (Reg10H)

Additional status monitoring bits enable the host processor to have more visibility into the status of the IC. The monitor bits are real-time status indicators and are not internally debounced or otherwise time qualified.

The state of the MONITOR register bits listed in High-Impedance Mode are only valid when V_{BUS} is valid.

Table 19. MONITOR Register Bit Definitions

| DIT# | NAME | S | A ativa When | | |
|--------|---------------|---|---|-------------------------------------|--|
| BIT# | NAME | 0 | 1 | Active When | |
| MONITO | OR Addres | s 10H | | | |
| 7 | ITERM CMP | V _{CSIN} - V _{BAT} < V _{ITERM} | $V_{CSIN} - V_{BAT} > V_{ITERM}$ | Charging with TE=1 | |
| ' | TTERIVI_CIVIP | V _{CSIN} – V _{BAT} < 1 mV | V _{CSIN} – V _{BAT} > 1 mV | Charging with TE=0 | |
| | | V _{BAT} < V _{SHORT} | V _{BAT} > V _{SHORT} | Charging | |
| 6 | VBAT_CMP | $V_{BAT} < V_{LOWV}$ | $V_{BAT} > V_{LOWV}$ | High-Impedance Mode | |
| | | V _{BAT} < UVLO _{BST} | V _{BAT} > UVLO _{BST} | Boosting | |
| 5 | LINCHG | Linear Charging Not Enabled | Linear Charging Enabled | Charging | |
| 4 | T_120 | T _J < 120°C | T _J > 120°C | | |
| 3 | ICHG | Charging Current Controlled by I _{CHARGE} Control Loop | Charging Current Not Controlled by I _{CHARGE} Control Loop | Charging | |
| 2 | IBUS | I _{BUS} Limiting Charging Current | Charge Current Not Limited by I _{BUS} | Charging | |
| 1 | VBUS_VALID | V _{BUS} Not Valid | V _{BUS} is Valid | V _{BUS} > V _{BAT} | |
| 0 | CV | Constant Current Charging | Constant Voltage Charging | Charging | |

I²C Interface

The FAN5401X's serial interface is compatible with Standard, Fast, Fast Plus, and High-Speed Mode I²C-Bus® specifications. The SCL line is an input and the SDA line is a bi-directional open-drain output; it can only pull down the bus when active. The SDA line only pulls LOW during data reads and signaling ACK. All data is shifted in MSB (bit 7) first.

Slave Address

Table 20. I²C Slave Address Byte

| Part Types | | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------------|---|---|---|---|---|---|---|------------------|
| FAN54010-FAN54014 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | R/\overline{W} |

In hex notation, the slave address assumes a 0 LSB. The hex slave address is D6H the family of parts.

Bus Timing

As shown in Figure 45, data is normally transferred when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow ample time for the data to set up before the next SCL rising edge.




Figure 45. Data Transfer Timing

Each bus transaction begins and ends with SDA and SCL HIGH. A transaction begins with a START condition, which is defined as SDA transitioning from 1 to 0 with SCL HIGH, as shown in Figure 46.




Figure 46. Start Bit

A transaction ends with a STOP condition, which is defined as SDA transitioning from 0 to 1 with SCL HIGH, as shown in Figure 47.




Figure 47. Stop Bit

During a read from the FAN5401X (Figure 50), the master issues a Repeated Start after sending the register address and before resending the slave address. The Repeated Start is a 1-to-0 transition on SDA while SCL is HIGH, as shown in Figure 48.

High-Speed (HS) Mode

The protocols for High-Speed (HS), Low-Speed (LS), and Fast-Speed (FS) Modes are identical except the bus speed for HS Mode is 3.4 MHz. HS Mode is entered when the bus master sends the HS master code 00001XXX after a start condition. The master code is sent in Fast or Fast Plus Mode (less than 1MHz clock); slaves do not ACK this transmission.

The master then generates a repeated start condition (Figure 48) that causes all slaves on the bus to switch to HS Mode. The master then sends I²C packets, as described above, using the HS Mode clock rate and timing.

The bus remains in HS Mode until a stop bit (Figure 47) is sent by the master. While in HS Mode, packets are separated by repeated start conditions (Figure 48).




Figure 48. Repeated Start Timing

Read and Write Transactions

The figures below outline the sequences for data read and write. Bus control is signified by the shading of the packet,

defined as

Master Drives Bus and All addresses and data are MSB first.

Table 21. Bit Definitions for Figure 49, Figure 50

| | 3, 3 |
|--------|---|
| Symbol | Definition |
| S | START, see Figure 46. |
| А | ACK. The slave drives SDA to 0 to acknowledge the preceding packet. |
| Ā | NACK. The slave sends a 1 to NACK the preceding packet. |
| R | Repeated START, see Figure 48 |
| Р | STOP, see Figure 47 |



Figure 49. Write Transaction



Figure 50. Read Transaction

Register Descriptions

FAN54010-FAN54012 have seven user-accessible registers; FAN54013 and FAN54014 have an additional two registers, defined in Table 22.

Table 22. I²C Register Address

| IC | Regis | Address Bits | | | | | | | | |
|-------------------------|------------|-----------------|---|---|---|---|---|---|---|---|
| IC | Name | REG# | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | CONTROL0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | CONTROL1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| | OREG | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| ALL | IC_INFO | 03 or 3BH | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | IBAT | 4 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| FAN54013 and FAN54014 | SP_CHARGER | 5 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| FAIND4013 and FAIND4014 | SAFETY | 6 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| ALL | MONITOR | 10H | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |

Table 23. Register Bit Definitions

This table defines the operation of each register bit for all IC versions. Default values are in **bold** text.

| Bit | Name | Value | Туре | | Description | | |
|----------|--------------------|-------|--------------------------------|---|---|--|--|
| CONTROL0 | | | | Register Address: 00 | Default Value=X1XX 0XXX | | |
| 7 | TMR RST | 4 | W | Writing a 1 resets the t ₃₂₈ timer | r; writing a 0 has no effect | | |
| 7 OTG | 1 | R | Returns the OTG pin level (1=h | HIGH) | | | |
| 6 | EN STAT | 0 | R/W | Prevents STAT pin from going enunciate faults | Prevents STAT pin from going LOW during charging; STAT pin still pulses to enunciate faults | | |
| _ | 1 | | Enables STAT pin LOW when | n IC is charging | | | |
| | 00 | R | Ready | | | | |
| 5:4 | STAT | 01 | | Charge in progress | | | |
| 5.4 | SIAI | 10 | | Charge done | | | |
| | | 11 | | Fault | | | |
| 3 BOOST | POOST | 0 | R | IC is not in Boost Mode | | | |
| | B0031 | 1 | | IC is in Boost Mode | | | |
| 2:0 | FAULT | | R | Fault status bits: for Charge Me | ode, see Table 13; for Boost Mode, see Table 18 | | |
| CONT | ROL1 | | | Register Address: 01 | Default Value=0011 0000 (30H) | | |
| 7:6 | I _{INLIM} | | R/W | Input current limit, see Table 7 | | | |
| | | 00 | R/W | 3.4 V | | | |
| 5:4 | VLOWV | 01 | | 3.5 V | Weak battery voltage threshold | | |
| 5.4 | V LOWV | 10 | | 3.6 V | weak battery voltage tilleshold | | |
| | | 11 | | 3.7 V | | | |
| 3 | TE | 0 | R/W | Disable charge current termi | nation | | |
| 3 IE | | 1 | | Enable charge current terminate | tion | | |
| 2 | CE | 0 | R/W | Charger enabled | | | |
| 2 | CE | 1 | | Charger disabled | | | |

Table 23. Register Bit Definitions

This table defines the operation of each register bit for all IC versions. Default values are in **bold** text.

| Bit | Name | Value | Туре | Descri | ption | | | |
|--------------------------|---------------------|----------|--------|---|--|--|--|--|
| 4 | LIZ MODE | 0 | R/W | Not High-Impedance Mode | | | | |
| 1 | HZ_MODE | 1 | | High-Impedance Mode | See Table 16 | | | |
| 0 | ODA MODE | 0 | R/W | Charge Mode | See Table 16 | | | |
| 0 | OPA_MODE | 1 | | Boost Mode | | | | |
| OREG | | | | Register Address: 02 | Default Value=0000 1010 (0AH) | | | |
| 7:2 | OREG | | R/W | Charger output "float" voltage; programmat increments; defaults to 000010 (3.54 V) , s | | | | |
| 4 | OTC DI | 0 | R/W | OTG pin active LOW | | | | |
| 1 | OTG_PL | 1 | | OTG pin active HIGH | | | | |
| 0 | OTO EN | 0 | R/W | Disables OTG pin | | | | |
| 0 | OTG_EN | 1 | | Enables OTG pin | | | | |
| IC_INF | 0 | | | Register Address: 03 or 3B | Default Value=100X X100 | | | |
| 7:5 | Vendor Code | 100 | R | Identifies Fairchild Semiconductor as the IC | Supplier | | | |
| 4:2 | PN | | R | Part number bits, see the Ordering Info on | page 1 | | | |
| 1:0 | REV | 00 | R | IC Revision, revision 1.X, where X is the de | ecimal of these three bits | | | |
| IBAT | | | I | Register Address: 04 | Default Value=1000 1001 (89H) | | | |
| 7 | RESET | 1 | W | Writing a 1 resets charge parameters, exce defaults: writing a 0 has no effect; read retu | | | | |
| 6:4 | IOCHARGE | Table 5 | R/W | Programs the maximum charge current, se | Programs the maximum charge current, see Table 5 | | | |
| 3 | Reserved | 1 | R | Unused | | | | |
| 2:0 | ITERM | Table 6 | R/W | Sets the current used for charging termination, see Table 6 | | | | |
| SP_CI | HARGER (FAN5 | 4013-14) | l | Register Address: 05 | Default Value=001X X100 | | | |
| 7 | Reserved | 0 | R | Unused | | | | |
| ^ | DIG VIDEO | 0 | R/W | 1.8 V regulator is ON | | | | |
| 6 | DIS_VREG | 1 | | 1.8 V regulator is OFF | | | | |
| | | 0 | R/W | Output current is controlled by IOCHARGE | bits | | | |
| 5 | IO_LEVEL | 1 | | Voltage across R_{SENSE} for output current co R_{SENSE} =68 m Ω , 221 mA for 100 m Ω) | ontrol is set to 22.1 mV (325 mAfor | | | |
| | | 0 | R | Special charger is not active (V _{BUS} is able to stay above V _{SP}) | | | | |
| 4 | SP | 1 | | Special charger has been detected and V _{BUS} is being regulated to V _{SP} | | | | |
| | | 0 | R | DISABLE pin is LOW | | | | |
| 3 | EN_LEVEL | 1 | | DISABLE pin is HIGH | | | | |
| 2:0 | VSP | Table 8 | R/W | Special charger input regulation voltage, se | ee Table 8 | | | |
| SAFE | TY (FAN54013-1 | 14) | | Register Address: 06 | Default Value=0100 0000 (40H) | | | |
| 7 | Reserved | 0 | R | Bit disabled and always returns 0 when rea | d back | | | |
| 6:4 | ISAFE | Table 9 | R/W | Sets the maximum locharge value used by the control circuit, see Table 9 | | | | |
| 3:0 | VSAFE | Table 10 | R/W | Sets the maximum V _{OREG} used by the contri | <u> </u> | | | |
| | | | l . | Register Address: 10H (16) | See Table 19 | | | |
| MONI | | | | ` , , | | | | |
| MONI ⁷ | | | R | ITERM comparator output, 1 when VRSEN | SE > ITERM reference | | | |
| | ITERM_CMP VBAT_CMP | Table 19 | R R | ITERM comparator output, 1 when VRSEN Output of VBAT comparator | SE > ITERM reference | | | |

Table 23. Register Bit Definitions

This table defines the operation of each register bit for all IC versions. Default values are in **bold** text.

| Bit | Name | Value | Туре | Description |
|-----|------------|-------|------|---|
| 4 | T_120 | | R | Thermal regulation comparator; when=1 and T_145=0, the charge current is limited to 22.1 mV across R_{SENSE} |
| 3 | ICHG | | R | 0 indicates the ICHARGE loop is controlling the battery charge current |
| 2 | IBUS | | R | 0 indicates the IBUS (input current) loop is controlling the battery charge current |
| 1 | VBUS_VALID | | R | 1 indicates VBUS has passed validation and is capable of charging |
| 0 | CV | | R | 1 indicates the constant-voltage loop (OREG) is controlling the charger and all current limiting loops have released |

PCB Layout Recommendations

Bypass capacitors should be placed as close to the IC as possible. In particular, the total loop length for CMID should be minimized to reduce overshoot and ringing on the SW, PMID, and VBUS pins. All power and ground pins must be

routed to their bypass capacitors, using top copper whenever possible. Copper area connecting to the IC should be maximized to improve thermal performance if possible.






Figure 51. PCB Layout Recommendations

Physical Dimensions





BOTTOM VIEW

NOTES:

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCE PER ASMEY14.5M, 1994.
- D DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
- PACKAGE NOMINAL HEIGHT IS 586 MICRONS ±39 MICRONS (547-625 MICRONS).
- FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.
- G. DRAWING FILNAME: MKT-UC020AArev2.

Figure 52. 20-Ball WLCSP, 4X5 Array, 0.4 mm Pitch, 250 µm Ball

Product-Specific Dimensions

| Product | D | E | X | Y |
|-------------|----------------------|----------------------|-------|-------|
| FAN5401XUCX | 1.960 <u>+</u> 0.030 | 1.870 <u>+</u> 0.030 | 0.335 | 0.180 |

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

F-PES™ 2Cool™ FRFET® AccuPower™ AX-CAP™* GreenBridge™ BitSiC™ Green FPS™ Build it Now™ Green FPS™ e-Series™ CorePLUS™

CorePOWER™ Gmax^{TII} GTO™ CROSSVOLT™ IntelliMAXTM CTL™ Current Transfer Logic™ DEUXPEED®

Dual Cool™ EcoSPARK® EfficientMax™

ESBC™ Fairchild®

Fairchild Semiconductor® FACT Quiet Series™

FACT® FAST® FastvCore™ FETBench™ FlashWriter®* Global Power ResourceSM

ISOPLANAR™

Making Small Speakers Sound Louder and Better™

MegaBuck™ MICROCOUPLER™ MicroFET** MicroPak™ MicroPak2™

Miller Drive™ MotionMax™ mWSaver™ OptoHiT™ OPTOLOGIC® OPTOPLANAR® PowerTrench® PowerXS^{TI}

Programmable Active Droop™

OFET® QSTM Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™

SMART START™ Solutions for Your Success™

SPM[®] STEALTH™ SuperFET⁶ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™

Sync-Lock™ SYSTEM The Power Franchise®

bwer franchise TinyBoost™ TinyBuck™

TinyCalc™ TinyLogic® TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSIC™ TriFault Detect™ TRUECURRENT®*

uSerDes™ UHC' Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™

XS™

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com,

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

| Definition of Terms | | | | |
|--------------------------|---------------------------|---|--|--|
| Datasheet Identification | Product Status Definition | | | |
| Advance Information | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change in any manner without notice. | | |
| Preliminary | First Production | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. | | |
| No Identification Needed | Full Production | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design. | | |
| Obsolete | Not In Production | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only. | | |

Rev. 162