

IMS1620 CMOS High Performance 16K x 4 Static RAM

FEATURES

- · INMOS' Very High Speed CMOS
- Advanced Process 1.6 Micron Design Rules
- · 16K x 4 Bit Organization
- · 25, 30, 35, 45 and 55 nsec Access Times
- · Fully TTL Compatible
- · Common Data Input & Output
- · Three-state Output
- Power Down Function
- Single +5V ± 10% Operation
- 22-Pin, 300-mil DIP (JEDEC Std.)
- 22-Pin Ceramic LCC (JEDEC Std.)
- 24-Pin, 300-mil SOJ


DESCRIPTION

The INMOS IMS1620 is a high performance 16K x 4 CMOS Static RAM. The IMS1620 provides maximum density and speed enhancements with the additional CMOS benefits of lower power and superior reliability.

The IMS1620 features fully static operation requiring no external clocks or timing strobes, and equal address access and cycle times. Additionally, the IMS1620 provides a Chip Enable (/E) function that can be used to place the device into a low-power standby mode.

The IMS1624 is the functional equivalent of the IMS1620 with the addition of an Output Enable input.

The IMS1620M and IMS1620LM are MIL-STD-883 versions intended for military applications.



November 1989

ABSOLUTE MAXIMUM RATINGS*

 Voltage on any pin relative to Vss
 -2.0 to 7.0V

 Voltage on I/O
 -1.0 to Vcc+0.5

 Temperature Under Bias
 -55° C to 125°C

 Storage Temperature
 -65° C to 150°C

 Power Dissipation
 1W

 DC Output Current
 25mA

 (One output at a time, one second duration)

*Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
Vcc	Supply Voltage	4.5	5.0	5.5	٧	
Vss	Supply Voltage	0	0	0	V	
Vін	Input Logic "1" Voltage	2.0		Vcc+.5	٧	All inputs
V IL	Input Logic "0" Voltage	-1.0*		0.8	٧	All inputs
Ta	Ambient Operating Temperature	0	25	70	°C	400 linear ft/min air flov

*Vil min = -3 volts for pulse width <20ns, note b.

DC ELECTRICAL CHARACTERISTICS (0°C \(\text{TA} \(\text{ } 70°C \) (Vcc = 5.0V \(\text{ } 10% \))a

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
lcc1	Average Vcc Power Supply Current		110 100	mA mA	tAVAV = 25ns and 30ns tAVAV = 35, 45 and 55ns
Icc2	Vcc Power Supply Current (Standby,Stable TTL Input Levels)		25	mA	Ē ∑ ViH . All other inputs at ViN ≤ ViL or ∑ ViH
Icca	Vcc Power Supply Current (Standby, Stable CMOS Input Levels)		14	mA	\bar{E} \geq (Vcc - 0.2) . All other inputs at Vin \leq 0.2 or \geq (Vcc - 0.2V)
ICC4	Vcc Power Supply Current (Standby, Cycling CMOS Input Levels)		17	mA	$\bar{E} \geq$ (Vcc - 0.2). Inputs cycling at Vin \leq 0.2 or \geq (Vcc - 0.2V)
lilk	Input Leakage Current (Any Input)		±1	μА	Vcc = max Vin = Vss to Vcc
lork	Off State Output Leakage Current		±5	μА	Vcc = max Vin = Vss to Vcc
Vон	Output Logic "1" Voltage	2.4		٧	Іон = -4mA
Vol	Output Logic "0" Voltage		0.4	٧	lot = 8mA

Note a: loc is dependent on output loading and cycle rate, the specified values are obtained with the output unloaded.

AC TEST CONDITIONS

Input Pulse Levels	Vss to 3V
Input Rise and Fall Times	5ns
Input and Output Timing Referen	ce Levels 1.5V
Output Load	

CAPACITANCE^b (Ta=25°C, f=1.0MHZ)

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
CIN	Input Capacitance	4	pF	$\Delta V = 0$ to 3V
Соит	Output Capacitance	7	pF	$\Delta V = 0$ to 3V

Note b: This parameter is sampled and not 100% tested.

2/10

- @inmos

RECOMMENDED AC OPERATING CONDITIONS (0°C \(\text{TA} \(\text{ } 70°C \) (Vcc = 5.0V \(\text{±}10% \)) READ CYCLE⁹

	SYM	BOL	PARAMETER	IMS IMS 1620-30			IMS 1620-35		IMS 1620-45		IMS 1620-55		0 Z - F	N O T E	
No	Standard	Alternate		Min	MAX	MIN	MAX	МІМ	MAX	MIN	MAX	MIN	MAX	s	s
1	tELQV	t ACS	Chip Enable Access Time		25		30		35		45		55	ns	
2	tAVAV	t RC	Read Cycle Time	25		30		35		45		55		ns	С
3	tAVQV	t AA	Address Access Time		25		30		35		45		55	ns	d
4	XQXA1	t OH	O/P Hold After Address Change	5		5		5		5		5		ns	
5	tELQX	tLZ	Chip Enable to O/P Active	5		5		5		5		5		ns	j
6	t EHQZ	tHZ	Chip Disable to Output Inactive	0	15	0	15	0	15	0	20	0	25	ns	f, j
7	t ELICCH	t PU	Chip Enable to Power Up	0		0		0		0		0		ns	j
8	t EHICCL	t PD	Chip Enable to Power Down		25		30		35		45		55	กร	j
		ţΤ	Input Rise and Fall Times		50		50		50		50		50	ns	e, j

Note c: For READ CYCLE 1 & 2, W is high for entire cycle.


Note d: Device is continuously selected; E low. Note e: Measured between VIL max and VIH min.

Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.


Note g: Ē and W̄ must transition between ViH to ViL or ViL to ViH in a monotonic fashion.

Note j: Parameter guaranteed but not tested.

READ CYCLE 1c,d



READ CYCLE 2°



-**@**inmos[.]

RECOMMENDED AC OPERATING CONDITIONS (0°C \le Ta \le 70°C) (Vcc = 5.0V \pm 10%) WRITE CYCLE 1: \overline{W} CONTROLLED^{g,h}

	SYM	IBOL	PARAMETER	IMS IMS 1620-30				IMS 1620-45		IMS 1620-55		UNIT	NOTE		
No	Standard	Alternate	1	MIN	MAX	MIN	MAX	MIN	МАХ	MIN	MAX	MIN	MAX	s	s
9	tAVAV	t WC	Write Cycle Time	25		30		35		45		55		ns	一
10	tWLWH	t wp	Write Pulse Width	20		20		30		30		40		ns	
11	tELWH	tcw	Chip Enable to End of Write	20		20		30		30		40		ns	\vdash
12	tDVWH	t DW	Data Setup to End of Write	13		15		15		20	1	25		ns	\vdash
13	tWHDX	t DH	Data Hold after End of Write	0		0		0		0	_	0	1 -	ns	_
14	tAVWH	taw	Address Setup End of Write	20		25		30		30		40		ns	-
15	tAVWL	tAS	Address Setup to Start of Write	0		0		0		0		0		ns	r
16	tWHAX	tWR	Address Hold after End of Write	5		5		5		0		0		ns	-
17	tWLQZ	t WZ	Write Enable to Output Disable	0	15	0	15	0	20	0	20	0	25		f,j
18	tWHQX	tow	Write Enable to Output Disable	0		0		0		0		0		ns	i

Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.


Note g: E and W must transition between ViH to VIL or VIL to VIH in a monotonic fashion.

Note h: Ē or W̄ must be ≥ V_{IH} during address transitions.

Note i: If \overline{W} is low when \overline{E} goes low, the outputs remain in the high impedance state.

Note j: Parameter guaranteed but not tested.

WRITE CYCLE 1



4/10

-**@inmos**•

80

RECOMMENDED AC OPERATING CONDITIONS (0°C \le Ta \le 70°C) (Vcc = 5.0V \pm 10%) WRITE CYCLE 2: $\bar{\mathbb{E}}$ CONTROLLED9. h

	SYMBOL		PARAMETER				IN 1620	fS 0-35	1620	! S)-45		AS 0-55	UNIT	N O T E	
No	Standard	Alternate		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	s	s
19	tAVAV	t WC	Write Cycle Time	25		30		35		45		55	 	ns	╁
20	tWLEH	t wp	Write Pulse Width	20		20		30		30		40		ns	\vdash
21	tELEH	tcw	Chip Enable to End of Write	20		20		30		30	_	40	_	ns	\vdash
22	t DVEH	t DW	Data Setup to End of Write	13		15	_	15		20	-	25	_	ns	╁
23	tEHDX	t DH	Data Hold after End of Write	0		0		0		0		0	 	ns	┝
24	taveh	taw	Address Setup to End of Write	20		25		30		30		40		ns	-
25	t EHAX	tWR	Address Setup to Start of Write	5		5		5		0		0	_	<u> </u>	\vdash
26	tAVEL	t AS	Address Hold after End of Write	_		0		Ť		0		0		ns	┝
27	tWLQZ		Write Enable to Output Disable	0	15	Ö	15	0	15	0	20	ó	25	ns ns	f i


Note f: Measured ± 200 mV from steady state output voltage. Load capacitance is 5pF. Note g: \bar{E} and \bar{W} must transition between ViH to VIL or VIL to ViH in a monotonic fashion.

Note h: Ē or W must be ≥ Viri during address transitions.

Note i: If \overline{W} is low when \overline{E} goes low, the output remains in the high impedance state.

Note j: Parameter guaranteed but not tested.

WRITE CYCLE 2





DEVICE OPERATION

The IMS1620 has two control inputs, Chip Enable (/E) and Write Enable (/W), 14 address inputs (A0 -A13), and four Data I/O pins.

The /E input controls device selection as well as active and standby modes. With /E low, the device is selected and the 14 address inputs are decoded to select one 4-bit word out of 16,384. Read and Write operations on the memory cells are controlled by the /W input. With /E high, the device is deselected, the outputs are disabled and the power consumption is reduced to less than one-fourth of the active mode power with TTL levels and even lower with CMOS levels.

READ CYCLE

A read cycle is defined as $N \ge V_H \min$ with $/E \le V_L$ max. Read access time is measured from either /E going low or from valid address.

The READ CYCLE 1 waveform shows a read access that is initiated by a change in the address inputs while /E is low. The outputs remain active throughout READ CYCLE 1 and is valid at the specified address access time. The address inputs may change at access time and long as /E remains low, the cycle time is equal to the address access time.

The READ CYCLE 2 waveform shows a read access that is initiated by /E going low. As long as address is stable when /E goes low, valid data is at the outputs at the specified Chip Enable Access time. If address is not valid when /E goes low, the timing is as specified in READ CYCLE 1. Chip Enable access time is not affected by the duration of the deselect interval.

WRITE CYCLE

The write cycle of the IMS1620 is initiated by the latter of /E or /W to transition from a high to a low. In the case of /W falling last, the output buffers are turned on teuch after the falling edge of /E (just as in a read cycle). The output buffers are then turned off within tw.ozof the falling edge of /W. During this interval it is possible to have bus contention between devices with common I/O configurations. Therefore input data should not be active until tw.oz to aviod bus contention.

WRITE CYCLE 1 waveform shows a write cycle terminated by /W going high. Data set-up and hold times are referenced to the rising edge of /W. When /W goes high at the end of the cycle with /E active, the output of the memory becomes active. The data from the memory will be the same as the input data unless the input data or address changes.

WRITE CYCLE 2 waveform shows a write cycle terminated by /E going high. Data set-up and hold times are referenced to the rising edge of /E. With /E high the outputs remain in the high impedance state.

POWER DISTRIBUTION

The recommended power distribution scheme combines proper power trace layout and placement of decoupling capacitors to maintain the operating margins of the IMS 1620. The impedance in the decoupling path from the power pin through the decoupling capacitor to the ground pin should be kept to a minimum. The impedance of this path is determined by the series impedance of the power line inductance and the inductance and reactance of the decoupling capacitor.

Current transients associated with the operation of any high speed device have very high frequency components. so line inductance is the dominating factor. To reduce the line inductance, the power trace and ground trace should be gridded or provided by separate power planes. The decoupling capacitor supplies energy for high frequency current transients and should be located as close to the devices with as short lead length as possible. The high frequency decoupling capacitor should have a value of 0.1 microfarad and be placed between each row of devices in the array. A larger tantalum capacitor of a sufficient value to eliminate low frequency ripple, should be placed near the memory board edge connection where the power traces meet the backplane power distribution system. These larger capacitors provide bulk energy storage to prevent voltage drop due to the main supply being located off the memory board and at the end of a long inductive path. The ground grid of the memory array should extend to the TTL driver periphery circuit area. This will provide a solid ground reference for the TTL drivers and prevent loss of operating margin of the drivers due to differential ground noise.

TERMINATION

Trace lines on a memory board in the array look to TTL driver signals like low impedance, unterminated transmission lines. In order to reduce or eliminate the reflections of the TTL signals propagating down the lines, especially low going TTL signals, line termination is recommended. The termination may be either series or parallel.


The recommended technique is to use series termination. The series termination technique has the advantage of drawing no DC current and using a minimum number of components. This is accomplished by placing a series resistor in the signal line at the output of the TTL driver to

dampen the reflection on the line. The resistor should be placed as close to the driver package as is practical. The line should be kept short by placing the driver-termination combination close to the memory array.

Some experimentation will have to be done to find the proper value to use for the series termination to minimize reflections, but generally a series resistor in the 10 to 33 ohm range will be required. Because each design will result in a different signal impedance, a resistor of predetermined value may not properly match the signal path impedance. The proper value of resistance should therefore be selected empirically.



Type	Package	Lead finish
Α	Formed flat-pack	gold
В	Formed flat-pack	solder
С	LCC	gold
D	Cerdip	solder
E	Small outline, J-bend	solder
G	PGA	gold
Н	Small outline, Gull wing	solder
J	PLCC, J-bend	solder
K	Sidebraze ceramic DIP	solder
N	Ceramic LCC	solder
P	Plastic DIP	solder
s	Sidebraze ceramic DIP	gold
T	(Skinny) Flat-pack	solder
w	Ceramic LCC	gold
Y_	(Skinny) Flat-pack	gold




ORDERING INFORMATION


DEVICE	SPEED	PACKAGE	PART NUMBER
	25ns	PLASTIC DIP	IMS1620P-25
	25ns	CERAMIC DIP	IMS1620S-25
	25ns	CERAMIC LCC	IMS1620W-25
	25ns	PLASTIC SOJ	IMS1620E-25
	30ns	PLASTIC DIP	IMS1620P-30
	30ns	CERAMIC DIP	IMS1620S-30
	30ns	CERAMIC LCC	IMS1620W-30
	30ns	PLASTIC SOJ	IMS1620E-30
IMS1620	35ns	PLASTIC DIP	IMS1620P-35
	35ns	CERAMIC DIP	IMS1620S-35
Į.	35ns	CERAMIC LCC	IMS1620W-35
	35ns	PLASTIC SOJ	IMS1620E-35
ļ	45ns	PLASTIC DIP	IMS1620P-45
	45ns	CERAMIC DIP	IMS1620S-45
	45ns	CERAMIC LCC	IMS1620W-45
	45ns	PLASTIC SOJ	IMS1620E-45
	55ns	PLASTIC DIP	IMS1620P-55
	55ns	CERAMIC DIP	IMS1620S-55
	55ns	CERAMIC LCC	IMS1620W-55
	55ns	PLASTIC SOJ	IMS1620E-55


PACKAGING INFORMATION






Dim	Inc	hes	mr	n
	Nom	Tol	Nom	Tol
Α	.140	.015	3.566	.381
A1	.020	min	.508	min
В	.018	.003	.457	.152
B 1	.060	Тур	1.524	Тур
D	1.035	.015	26.289	.381
Ε	.300	.003	7.620	.076
E1	.250		6.350	
e1	.100	.010	2.54	.254
еΑ	.330	.020	8.382	.508
L	.120	min	3.048	min






22 Pin Ceramic Dual-In-Line D

Dim	Inc	hes	mı	m
	Nom	Tol	Nom	Tol
A	.118	.010	2.997	.254
A1	.035	.015	.889	.381
В	.018	.003	.457	.152
В1	.060	Тур	1.524	Max
D	1.10	.013	27.94	.330
E	.315	.010	8.001	.254
E1	.295	.015	7.493	.381
e1	.100	.010	2.54	.254
L	.145	.020	3.683	.508





-**@inmos**·

22 Pin Leadless Chip Carrier

