

MITSUBISHI LSTTLs

M74LS114AP

DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH SET, COMMON RESET, AND COMMON CLOCK

DESCRIPTION

The M74LS114AP is a semiconductor integrated circuit containing 2 J-K flip-flop circuits with common terminals for clock input T and direct reset input $\overline{R_D}$ and discrete terminals for inputs J and K and direct set inputs $\overline{S_D}$.

FEATURES

- Negative edge-triggering
- Common clock input and direct reset input
- Discrete direct set input
- Q and \overline{Q} outputs
- Wide operating temperature range ($T_a = -20 \sim +75^\circ\text{C}$)


APPLICATION

General purpose, for use in industrial and consumer equipment.

FUNCTIONAL DESCRIPTION

While \overline{T} is high, signals J and K are put in the read-in state, and when \overline{T} changes from high to low, the J and K signals immediately before the change emerge in outputs Q and \overline{Q} in accordance with the function table. By using $\overline{S_D}$ and $\overline{R_D}$ this IC can be made into a direct R-S clip-flop. When both $\overline{S_D}$ and $\overline{R_D}$ are low, $Q = \overline{Q} = \text{high}$. However, when both of them change to high at the same time, the status of Q and \overline{Q} cannot be anticipated. For use as a J-K flip-flop, $\overline{S_D}$ and $\overline{R_D}$ must be kept in high.

PIN CONFIGURATION (TOP VIEW)



Outline 14P4

FUNCTION TABLE (Note 1)

\overline{T}	$\overline{S_D}$	$\overline{R_D}$	J	K	Q	\overline{Q}
X	L	H	X	X	H	L
X	H	L	X	X	L	H
X	L	L	X	X	H*	H*
↓	H	H	H	H	Toggle	
↓	H	H	L	H	L	H
↓	H	H	H	L	H	L
↓	H	H	L	L	Q^0	\overline{Q}^0

Note 1 ↓ : Transition from high to low-level (negative edge trigger)

X : Irrelevant


* : $Q = \overline{Q} = \text{high}$ when $\overline{S_D} = \overline{R_D} = \text{low}$ and so when both $\overline{S_D}$ and $\overline{R_D}$ are set high, the status of Q and \overline{Q} cannot be anticipated.

Q^0 : Status of output before ↓ change.

\overline{Q}^0 : level of \overline{Q} before the indicated steady-state input conditions were established.

Toggle : complement of previous state with ↓ transition of outputs

BLOCK DIAGRAM (EACH FLIP-FLOP)



**DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH SET,
COMMON RESET, AND COMMON CLOCK**

ABSOLUTE MAXIMUM RATINGS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage		$-0.5 \sim +7$	V
V_I	Input voltage		$-0.5 \sim +15$	V
V_O	Output voltage	High-level state	$-0.5 \sim V_{CC}$	V
T_{opr}	Operating free-air ambient temperature range		$-20 \sim +75$	$^\circ\text{C}$
T_{stg}	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min	Typ	Max	
V_{CC}	Supply voltage		4.75	5	5.25	V
I_{OH}	High-level output current	$V_{OH} \geq 2.7\text{V}$	0		-400	μA
I_{OL}	Low-level output current	$V_{OL} \leq 0.4\text{V}$	0		4	mA
		$V_{OL} \leq 0.5\text{V}$	0		8	mA

ELECTRICAL CHARACTERISTICS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter		Test conditions	Limits			Unit
				Min	Typ *	Max	
V_{IH}	High-level input voltage			2			V
V_{IL}	Low-level input voltage					0.8	V
V_{IC}	Input clamp voltage		$V_{CC} = 4.75\text{V}$, $I_{IC} = -18\text{mA}$			-1.5	V
V_{OH}	High-level output voltage		$V_{CC} = 4.75\text{V}$, $V_I = 0.8\text{V}$ $V_I = 2\text{V}$, $I_{OH} = -400\mu\text{A}$	2.7	3.4		V
V_{OL}	Low-level output voltage		$V_{CC} = 4.75\text{V}$ $V_I = 0.8\text{V}$, $V_I = 2\text{V}$		0.25 0.35	0.4 0.5	V
			$I_{OL} = 4\text{mA}$ $I_{OL} = 8\text{mA}$				
I_{IH}	High-level input current	J, K	$V_{CC} = 5.25\text{V}$, $V_I = 2.7\text{V}$			20	μA
		$\overline{S_D}$				60	
		$\overline{R_D}$				120	
		\overline{T}				160	
		J, K	$V_{CC} = 5.25\text{V}$, $V_I = 10\text{V}$			0.1	mA
		$\overline{S_D}$				0.3	
		$\overline{R_D}$				0.6	
		\overline{T}				0.8	
I_{IL}	Low-level input current	J, K	$V_{CC} = 5.25\text{V}$, $V_I = 0.4\text{V}$ (Note 2)			-0.4	mA
		$\overline{S_D}$				-0.8	
		$\overline{R_D}$, \overline{T}				-1.6	
I_{OS}	Short-circuit output current (Note 3)		$V_{CC} = 5.25\text{V}$, $V_O = 0\text{V}$	20		-100	mA
I_{CC}	Supply current		$V_{CC} = 5.25\text{V}$ (Note 4)		4	6	mA

* : All typical values are at $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$

Note 2: $\overline{S_D}$ and $\overline{R_D}$ should not both be set to 0.4V simultaneously.

Note 3: All measurements should be done quickly and not more than one output should be shorted at a time.


Note 4: Supply current measurements should be done with Q and \overline{Q} set alternately high and \overline{T} should be set low during actual measurement.

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f _{max}	Maximum clock frequency	C _L = 15 pF (Note 4)	30	45		MHz
t _{PLH}	Low-to-high-level, high-to-low-level output propagation time, from \overline{T} to Q, \overline{Q}			7	20	ns
t _{PHL}	Low-to-high-level, high-to-low-level output propagation time, from \overline{T} to Q, \overline{Q}			7	20	ns
t _{PLH}	Low-to-high-level, high-to-low-level output propagation time, from $\overline{S_D}$, $\overline{R_D}$ to Q, \overline{Q}			8	20	ns
t _{PHL}	Low-to-high-level, high-to-low-level output propagation time, from $\overline{S_D}$, $\overline{R_D}$ to Q, \overline{Q}			7	20	ns

**DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH SET,
COMMON RESET, AND COMMON CLOCK**

Note 4: Measurement circuit





- (1) The pulse generator (PG) has the following characteristics:
PRR = 1MHz, $t_r = 6\text{ns}$, $t_f = 6\text{ns}$, $t_w = 500\text{ns}$,
 $V_P = 3V_{P-P}$, $Z_O = 50\Omega$.
(2) C_L includes probe and jig capacitance.

TIMING REQUIREMENTS ($V_{CC} = 5V$, $T_a = 25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Type	Max	
$t_w(\bar{T}_H)$	Clock input \bar{T} high pulse width		20	12		ns
$t_w(\bar{S}_D, \bar{R}_D)$	Direct set, reset pulse width		25	4		ns
t_r	Clock rise time			650	100	ns
t_f	Clock fall time			900	100	ns
$t_{SU}(H)$	Setup time high J, K to \bar{T}		20	11		ns
$t_{SU}(L)$	Setup time low J, K to \bar{T}		20	13		ns
$t_h(H)$	Hold time high J, K to \bar{T}		0	-11		ns
$t_h(L)$	Hold time low J, K to \bar{T}		0	-6		ns


TIMING DIAGRAM (Reference level = 1.3V)



Note 5: The shaded areas indicate when the input is permitted to change for predictable output performance.


TYPE 14P4 14-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 20P4 20-PIN MOLDED PLASTIC DIL

Dimension in mm

