

8XC196KC COMMERCIAL/EXPRESS CHMOS MICROCONTROLLER

87C196KC---16 Kbytes of On-Chip EPROM 80C196KC---ROMIess

- **16 MHz Operation**
- **232 Byte Register File**
- 256 Bytes of Additional RAM
- **■** Register-to-Register Architecture
- 28 Interrupt Sources/16 Vectors
- Peripheral Transaction Server
- **m** 1.75 μs 16 x 16 Multiply (16 MHz)
- **3.0 μs 32/16 Divide (16 MHz)**
- Powerdown and idle Modes
- Five 8-Bit I/O Ports
- 16-Bit Watchdog Timer
- **■** Extended Temperature Available

- Dynamically Configurable 8-Bit or 16-Bit Buswidth
- **Full Duplex Serial Port**
- High Speed I/O Subsystem
- 16-Bit Timer
- 16-Bit Up/Down Counter with Capture
- 3 Pulse-Width-Modulated Outputs
- Four 16-Bit Software Timers
- 8- or 10-Bit A/D Converter with Sample/Hold
- **HOLD/HLDA Bus Protocol**
- OTP One-Time Programmable Version

The 80C196KC 16-bit microcontroller is a high performance member of the MCS®-96 microcontroller family. The 80C196KC is an enhanced 80C196KB device with 488 bytes RAM, 16 MHz operation and an optional 16 Kbytes of ROM/EPROM. Intel's CHMOS IV process provides a high performance processor along with low power consumption.

The 87C196KC is an 80C196KC with 16 Kbytes on-chip EPROM. In this document, the 80C196KC will refer to all products unless otherwise stated.

Four high-speed capture inputs are provided to record times when events occur. Six high-speed outputs are available for pulse or waveform generation. The high-speed output can also generate four software timers or start an A/D conversion. Events can be based on the timer or up/down counter.

With the commercial (standard) temperature option, operational characteristics are guaranteed over the temperature range of 0°C to \pm 70°C. With the extended (Express) temperature range option, operational characteristics are guaranteed over the temperature range of \pm 40°C to \pm 85°C. Unless otherwise noted, the specifications are the same for both options.

See the Packaging information for extended temperature designators.

18

MCS®-96 is a registered trademark of Intel Corporation.




Figure 1. 80C196KC Block Diagram




Figure 2. Memory Map



Process Information

This device is manufactured on PX29.5, a CHMOS IV process. Additional process and reliability information is available in Intel's *Components Quality and Reliability Handbook*, order number 210997.

Table 1. Prefix Identification

Device	Commercial QFP	Commercial PLCC	Express PLCC
80C196KC	S80C196KC	N80C196KC	TN80C196KC
87C196KC	S87C196KC*	N87C196KC*	TN87C196KC*

^{*}OTP Version

Package Designators: N = 68-pin PLCC, S = 80-pin QFP

Prefix Designators: T = Extended Temperature

Table 2. Thermal Characteristics

Package Type	$\theta_{ m ja}$	$\theta_{ m jc}$
PLCC	35°C/W	13°C/W
QFP	42°C/W	

All thermal data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operating conditions and applications. See the Intel *Packaging Handbook* (Order Number 240800) for a description of Intel's thermal impedance test methodology.




Figure 3. 68-Lead PLCC Package




Figure 4. S8XC196KC 80-Pin QFP Package



PIN DESCRIPTIONS

Symbol	Name and Function		
V _{CC}	Main supply voltage (5V).		
V _{SS}	Digital circuit ground (0V). There are three VSS pins, all of which must be connected.		
V _{REF}	Reference voltage for the A/D converter (5V). V _{REF} is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.		
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as Vss.		
V _{PP}	Timing pin for the return from powerdown circuit. Connect this pin with a 1 μ F capacitor to VSS and a 1 M Ω resistor to VCC. If this function is not used V _{PP} may be tied to VCC. This pin is the programming voltage on the EPROM device.		
XTAL1	Input of the oscillator inverter and of the internal clock generator.		
XTAL2	Output of the oscillator inverter.		
CLKOUT	Output of the internal clock generator. The frequency of CLKOUT is 1/2 the oscillator frequency.		
RESET	Reset input and open drain output.		
BUSWIDTH	Input for buswidth selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus.		
NMI	A positive transition causes a vector through 203EH.		
INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is activated only during external memory accesses and output low for a data fetch.		
EA	Input for memory select (External Access). EA equal high causes memory accesses to locations 2000H through 5FFFH to be directed to on-chip ROM/EPROM. EA equal to low causes accesses to those locations to be directed to off-chip memory. Also used to enter programming mode.		
ALE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a signal to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive high at the end of the bus cycle. ALE/ADV is activated only during external memory accesses.		
RD	Read signal output to external memory. RD is activated only during external memory reads.		
WR/WRL	Write and Write Low output to external memory, as selected by the CCR. WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes.		
BHE/WRH	Bus High Enable or Write High output to external memory, as selected by the CCR. BHE will go low for external writes to the high byte of the data bus. WRH will go low for external writes where an odd byte is being written. BHE/WRH is activated only during external memory writes.		
READY	Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, or for bus sharing. When the external memory is not being used, READY has no effect.		
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2 and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.		
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSI.3, HSO.4 and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.		
Port 0	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter.		
Port 1	8-bit quasi-bidirectional I/O port.		
Port 2	8-bit multi-functional port. All of its pins are shared with other functions in the 80C196KC. Pins 2.6 and 2.7 are quasi-bidirectional.		



PIN DESCRIPTIONS (Continued)

Symbol	Name and Function	
Ports 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups.	
HOLD :	Bus Hold input requesting control of the bus.	
HLDA	Bus Hold acknowledge output indicating release of the bus.	
BREQ	Bus Request output activated when the bus controller has a pending external memory cycle.	
PMODE	Determines the EPROM programming mode.	
PACT	A low signal in Auto Programming mode indicates that programming is in process. A high signal indicates programming is complete.	
PVAL	A low signal in Auto Programming Mode indicates that the device programmed correctly. A high signal in Slave Programming Mode indicates the device programmed correctly.	
PALE	A falling edge in Slave Programming Mode and Auto Configuration Byte Programming Modindicates that ports 3 and 4 contain valid programming address/command information (input to slave).	
PROG	A falling edge in Slave Programming Mode indicates that ports 3 and 4 contain valid programming data (input to slave).	
PVER	A high signal in Slave Programmig Mode and Auto Configuration Byte Programming Mode indicates the byte programmed correctly.	
AINC	Auto Increment. Active low input signal indicates that the auto increment mode is enabled. Auto Increment will allow reading or writing of sequential EPROM locations without address transactions across the PBUS for each read or write.	



ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage On Any Pin to V_{SS} 0.5V to +7.0V(1)
Voltage from EA or Vpp to Vss or ANGND
Power Dissipation

NOTE

NOTICE: This data sheet contains information: on products in the sampling and initial production phases of development. It is valid for the devices indicated in the revision history. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
TA	Ambient Temperature Under Bias Commercial Temp.	0	+ 70	°C
TA	Ambient Temperature Under Bias Extended Temp.	-40	+85	°C
Vcc	Digital Supply Voltage	4.50	5.50	v
VREF	Analog Supply Voltage	4.00	5.50	, v
Fosc	Oscillator Frequency	8	16	MHz

NOTE:

ANGND and VSS should be nominally at the same potential.

DC CHARACTERISTICS (Over Specified Operating Conditions)

Symbol	Description	Min	Тур	Max	Units	Test Conditions
V _{IL}	Input Low Voltage	-0.5		0.8	V	
V _{IH}	Input High Voltage (Note 1)	0.2 V _{CC} + 1.0		V _{CC} + 0.5	V	
V _{IH1}	Input High Voltage on XTAL 1	0.7 V _{CC}		V _{CC} + 0.5	V	
V _{IH2}	Input High Voltage on RESET	2.2		V _{CC} + 0.5	V	
V _{HYS}	Hysteresis on RESET	150			mV	V _{CC} = 5.0V
V _{OL}	Output Low Voltage			0.3 0.45 1.5	>	I _{OL} = 200 μA I _{OL} = 2.8 mA I _{OL} = 7 mA
V _{OL1}	Output Low Voltage in RESET on P2.5 (Note 2)			0.8	٧	I _{OL} = +0.4 mA
V _{OH}	Output High Voltage (Standard Outputs)	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5			V V V	$I_{OH} = -200 \mu\text{A}$ $I_{OH} = -3.2 \text{mA}$ $I_{OH} = -7 \text{mA}$

This includes Vpp and EA on ROM or CPU only devices.
 Power dissipation is based on package heat transfer limitations, not device power consumption.



DC CHARACTERISTICS (Over Specified Operating Conditions) (Continued)

Symbol	Description	Min	Тур	Max	Units	Test Conditions
V _{OH1}	Output High Voltage (Quasi-bidirectional Outputs)	V _{CC} - 0.3 V _{CC} - 0.7 V _{CC} - 1.5			>>>	I _{OH} = -10 μA I _{OH} = -30 μA I _{OH} = -60 μA
I _{OH1}	Logical 1 Output Current in Reset. Do not exceed this or device may enter test modes.	-0.8			mA	V _{IH} = V _{CC} - 1.5V
I _{IL1}	Logical 0 Input Current in Reset. Maximum current that must be sunk by external device to ensure test mode entry.			-6.0	mA	V _{IN} = 0.45V
I _{ІН1}	Logical 1 Input Current. Maximum current that external device must source to initiate NMI.			+100	μА	$V_{IN} = V_{CC} = 5.5V$
i _{Li}	Input Leakage Current (Std. Inputs)			±10	μΑ	0 < V _{IN} < V _{CC} - 0.3V
ILI1	Input Leakage Current (Port 0)			±3	μΑ	0 < V _{IN} < V _{REF}
ITL	1 to 0 Transition Current (QBD Pins)			-650	μА	V _{IN} = 2.0V
I _{IL}	Logical 0 Input Current (QBD Pins)			-70	μΑ	V _{IN} = 0.45V
I _{IL1}	Ports 3 and 4 in Reset			-70	μА	V _{IN} = 0.45V
lcc	Active Mode Current in Reset		50	70	mA	XTAL1 = 16 MHz
IREF	A/D Converter Reference Current		2	5	mA	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
IDLE	Idle Mode Current		15	30	mA	
IPD	Powerdown Mode Current		15	TBD	μΑ	$V_{CC} = V_{PP} = V_{REF} = 5.5V$
R _{RST}	Reset Pullup Resistor	6K		65K	Ω	$V_{CC} = 5.5V, V_{IN} = 4.0V$
Cs	Pin Capacitance (Any Pin to V _{SS})			10	pF	

NOTES:

- 1. All pins except RESET and XTAL1.
- 2. Violating these specifications in Reset may cause the part to enter test modes.
- 3. Commercial specifications apply to express parts except where noted.
- 4. QBD (Quasi-bidirectional) pins include Port 1, P2.6 and P2.7.
- 5. Standard Outputs include AD0-15, RD, WR, ALE, BHE, INST, HSO pins, PWM/P2.5, CLKOUT, RESET, Ports 3 and 4, TXD/P2.0 and RXD (in serial mode 0). The V_{OH} specification is not valid for RESET. Ports 3 and 4 are open-drain outputs. 6. Standard Inputs include HSI pins, READY, BUSWIDTH, NMI, RXD/P2.1, EXTINT/P2.2, T2CLK/P2.3 and T2RST/P2.4.
- 7. Maximum current per pin must be externally limited to the following values if Vol. is held above 0.45V or VoH is held below V_{CC} - 0.7V:
 - IOL on Output pins: 10 mA
 - IOH on quasi-bidirectional pins: self limiting
 - IOH on Standard Output pins: 10 mA
- 8. Maximum current per bus pin (data and control) during normal operation is ± 3.2 mA.
- 9. During normal (non-transient) conditions the following total current limits apply: IOH is self limiting
 - Port 1, P2.6

P2.5, P2.7, WR, BHE

- IOL: 29 mA HSO, P2.0, RXD, RESET IOL: 29 mA
 - IOL: 13 mA
 - I_{OL}: 52 mA
- AD0-AD15 RD, ALE, INST-CLKOUT IOL: 13 mA
- 1_{OH}: 52 mA IOH: 13 mA

IOH: 26 mA I_{OH}: 11 mA




Figure 5. I_{CC} and I_{IDLE} vs Frequency

AC CHARACTERISTICS

For use over specified operating conditions.

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, F_{OSC} = 16 MHz

The system must meet these specifications to work with the 80C196KC:

Symbol	Description	Min	Max	Units	Notes
TAVYV	Address Valid to READY Setup		2 T _{OSC} - 68	ns	
TLLYV	ALE Low to READY Setup		T _{OSC} - 70	. ns	-
TYLYH	Non READY Time	No up	pper limit	ns	· · · · ·
T _{CLYX}	READY Hold after CLKOUT Low	0	T _{OSC} - 30	ns	(Note 1)
T _{LLYX}	READY Hold after ALE Low	T _{OSC} - 15	2 T _{OSC} - 40	ns	(Note 1)
TAVGV	Address Valid to Buswidth Setup		2 T _{OSC} - 68	ns	
T _{LLGV}	ALE Low to Buswidth Setup		T _{OSC} - 60	ns	
T _{CLGX}	Buswidth Hold after CLKOUT Low	0		ns	
TAVDV	Address Valid to Input Data Valid		3 T _{OSC} - 55	ns	(Note 2)
T _{RLDV}	RD Active to Input Data Valid		T _{OSC} - 22	ns	(Note 2)
TCLDV	CLKOUT Low to Input Data Valid		T _{OSC} - 50	ns	
T _{RHDZ}	End of RD to Input Data Float		Tosc	ns	
T _{RXDX}	Data Hold after RD Inactive	0	·	ns	

NOTES:

1. If max is exceeded, additional wait states will occur.

2. If wait states are used, add 2 Tosc * N, where N = number of wait states.



AC CHARACTERISTICS (Continued)

For user over specified operating conditions.

Test Conditions: Capacitive load on all pins = 100 pF, Rise and fall times = 10 ns, FOSC = 16 MHz

The 80C196KC will meet these specifications:

Symbol	Description	Min	Max	Units	Notes
F _{XTAL}	Frequency on XTAL ₁	8	16	MHz	(Note 1)
Tosc	1/F _{XTAL}	62.5	125	ns	
TXHCH	XTAL1 High to CLKOUT High or Low	20	110	ns	
TCLCL	CLKOUT Cycle Time	2 T ₍	osc	ns	
TCHCL	CLKOUT High Period	T _{OSC} - 10	T _{OSC} + 15	ns	
TCLLH	CLKOUT Falling Edge to ALE Rising	-5	15	ns	
TLLCH	ALE Falling Edge to CLKOUT Rising	-20	+ 15	ns	
TLHLH	ALE Cycle Time	4 T ₀	osc	ns	(Note 4)
T _{LHLL}	ALE High Period	T _{OSC} - 10	T _{OSC} + 10	ns	
T _{AVLL}	Address Setup to ALE Falling Edge	T _{OSC} - 15			
TLLAX	Address Hold after ALE Falling Edge	T _{OSC} - 40		ns	
T _{LLRL}	ALE Falling Edge to RD Falling Edge	T _{OSC} - 30		ns	
TRLCL	RD Low to CLKOUT Falling Edge	4	30	ns	
TRLRH	RD Low Period	T _{OSC} - 5		ns	(Note 4)
TRHLH	RD Rising Edge to ALE Rising Edge	Tosc	T _{OSC} + 25	ns	(Note 2)
T _{RLAZ}	RD Low to Address Float		5	ns	
TLLWL	ALE Falling Edge to WR Falling Edge	T _{OSC} - 10		ns	
TCLWL	CLKOUT Low to WR Falling Edge	0	25	ns	
TQVWH	Data Stable to WR Rising Edge	T _{OSC} - 23			(Note 4)
T _{CHWH}	CLKOUT High to WR Rising Edge	-10	15	ns	
T _{WLWH}	WR Low Period	T _{OSC} - 20		ns	(Note 4)
TWHQX	Data Hold after WR Rising Edge	T _{OSC} - 25		ns	
TWHLH	WR Rising Edge to ALE Rising Edge	T _{OSC} 10	T _{OSC} + 15	ns	(Note 2)
T _{WHBX}	BHE, INST after WR Rising Edge	T _{OSC} - 10		ns	
TWHAX	AD8-15 HOLD after WR Rising	T _{OSC} - 30		ns	(Note 3)
TRHBX	BHE, INST after RD Rising Edge	T _{OSC} - 10		ns	
TRHAX	AD8-15 HOLD after RD Rising	T _{OSC} - 30		ns	(Note 3)


NOTES:

^{1.} Testing performed at 8 MHz. However, the device is static by design and will typically operate below 1 Hz.

^{2.} Assuming back-to-back bus cycles.


^{3. 8-}Bit bus only.

^{4.} If wait states are used, add 2 T_{OSC} * N, where N = number of wait states.






READY Timings (One Wait State)



Buswidth Timings





HOLD/HLDA Timings

Symbol	Description	Min	Max	Units	Notes
THVCH	HOLD Setup	55		ns	(Note 1)
TCLHAL	CLKOUT Low to HLDA Low	-15	15	ns	
TCLBRL	CLKOUT Low to BREQ Low	- 15	15	ns	
THALAZ	HLDA Low to Address Float		10	กูร	
THALBZ	HLDA Low to BHE, INST, RD, WR Weakly Driven		15	ns	
TCLHAH	CLKOUT Low to HLDA High	-15	15	" TIS	
TCLBRH	CLKOUT Low to BREQ High	-15	15	ns	
THAHAX	HLDA High to Address No Longer Float	-15		ns	
THAHBY	HLDA High to BHE, INST, RD, WR Valid	-10		ns	
T _{CLLH}	CLKOUT Low to ALE High	-5	15	ns	


NOTE:

DC SPECIFICATIONS IN HOLD

Description	Min	Max	Units
Weak Pullups on ADV, RD, WR, WRL, BHE	50K	250K	$V_{CC} = 5.5V, V_{IN} = 0.45V$
Weak Pulidowns on ALE, INST	10K	50K	V _{CC} = 5.5V, V _{IN} = 2.4

^{1.} To guarantee recognition at next clock.





Maximum Hold Latency


Bus Cycle Type		
Internal Execution	1.5 States	
16-Bit External Execution	2.5 States	
8-Bit External Execution	4.5 States	




EXTERNAL CLOCK DRIVE

Symbol	Parameter	Min `	Max	Units
1/T _{XLXL}	Oscillator Frequency	8	16.0	MHz
T _{XLXL}	Oscillator Period	62.5	125	ńs
T _{XHXX}	High Time	20	•	ns
T _{XLXX}	Low Time	20		ns
T _{XLXH}	Rise Time		10	ns
TXHXL	Fall Time	25 C C C F	10	ns

EXTERNAL CLOCK DRIVE WAVEFORMS




EXTERNAL CRYSTAL CONNECTIONS




NOTE:

Keep oscillator components close to chip and use short, direct traces to XTAL1, XTAL2 and VSS. When using crystals, C1 = C2 ≈ 20 pF. When using ceramic resonators, consult manufacturer for recommended capacitor values.


AC TESTING INPUT, OUTPUT WAVEFORMS



EXTERNAL CLOCK CONNECTIONS



FLOAT WAVEFORMS



when a 150 mV change from the Loaded VOH/VOL Level occurs I_{OL}/I_{OH} = ± 15 mA.



EXPLANATION OF AC SYMBOLS

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

Conditions:	Signals:	L- ALE/ADV
H High	A- Address	BR BREQ
L— Low .	B BHE	R— RD
V— Valid	C- CLKOUT	W- WR/WRH/WRL
X- No Longer Valid	D DATA	X— XTAL1
Z— Floating	G- Buswidth	Y— READY
	H HOLD	Q- Data Out
	· HA— HLDA	


AC CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT TIMING—SHIFT REGISTER MODE

Symbol	Parameter	Min	Max	Units
TXLXL	Serial Port Clock Period (BRR ≥ 8002H)	6 T _{OSC}		ns
T _{XLXH}	Serial Port Clock Falling Edge to Rising Edge (BRR ≥ 8002H)	4 T _{OSC} -50	4 T _{OSC} + 50	ns
T _{XLXL}	Serial Port Clock Period (BRR = 8001H)	4 Tosc	_	ns
T _{XLXH}	Serial Port Clock Falling Edge to Rising Edge (BRR = 8001H)	2 T _{OSC} -50	2 T _{OSC} +50	ns
TQVXH	Output Data Setup to Clock Rising Edge	2 T _{OSC} - 50		ns
TXHQX	Output Data Hold after Clock Rising Edge	2 T _{OSC} - 50		ns
TXHQV	Next Output Data Valid after Clock Rising Edge		2 T _{OSC} + 50	ns
T _{DVXH}	Input Data Setup to Clock Rising Edge	T _{OSC} +50		ns
T _{XHDX}	Input Data Hold after Clock Rising Edge	0		ns
T _{XHQZ}	Last Clock Rising to Output Float		1 Tosc	ns

WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE

SERIAL PORT WAVEFORM—SHIFT REGISTER MODE





A to D CHARACTERISTICS

The A/D converter is ratiometric, so absolute accuracy is dependent on the accuracy and stability of V_{RFF}.

10-BIT MODE A/D OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T _A	Ambient Temperature Commercial Temp.	0	+70	÷c
T _A	Ambient Temperature Extended Temp.	-40	+85	•c
V _{CC}	Digital Supply Voltage	4.50	5.50	٧
V_{REF}	Analog Supply Voltage	4.00	5.50	V.
T _{SAM}	Sample Time	3.0		μs ⁽¹⁾
T _{CONV}	Conversion Time	10	20	μs(1)
Fosc	Oscillator Frequency	8.0	16.0	MHz

NOTE:

ANGND and VSS should nominally be at the same potential, 0.00V.

The value of AD_TIME is selected to meet these specifications.

10-BIT MODE A/D CHARACTERISTICS (Over Specified Operating Conditions)

Parameter	Typical(1)	Minimum	Maximum	Units*	Notes
Resolution		1024 10	1024 10	Levels Bits	
Absolute Error		0	±3	LSBs	
Full Scale Error	0.25 ± 0.5			LSBs	
Zero Offset Error	0.25 ± 0.5			LSBs	
Non-Linearity	1.0 ± 2.0	0	±3	LSBs	
Differential Non-Linearity Error		>-1	+2	LSBs	
Channel-to-Channel Matching	±0.1	0	±1	LSBs	
Repeatability	±0.25			LSBs	
Temperature Coefficients: Offset Full Scale Differential Non-Linearity	0.009 0.009 0.009			LSB/°C LSB/°C LSB/°C	
Off Isolation		-60		dB	1, 2
Feedthrough	-60			dB	1
V _{CC} Power Supply Rejection	-60			dB	1
Input Series Resistance		750	1.2K	Ω	4
Voltage on Analog Input Pin		ANGND - 0.5	V _{REF} + 0.5	٧	5, 6
DC Input Leakage		.0	±3.0	μА	
Sampling Capacitor	3			pF	

NOTES:

*An "LSB" as used here has a value of approximately 5 mV. (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms).

1. These values are expected for most parts at 25°C but are not tested or guaranteed.

2. DC to 100 KHz.

3. Multiplexer Break-Before-Make is guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

5. These values may be exceeded if the pin current is limited to ± 2 mA.

6. Applying voltages beyond these specifications will degrade the accuracy of all channels being converted.

7. All conversions performed with processor in IDLE mode.



8-BIT MODE A/D OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
TA	Ambient Temperature Commercial Temp.	0	+ 70	°C
TA	Ambient Temperature Extended Temp.	-40	+85	°C.
V _{CC}	Digital Supply Voltage	4.50	5.50	٧
V _{REF}	Analog Supply Voltage	4.00	5.50	٧
T _{SAM}	Sample Time	2.0		μs ⁽¹⁾
TCONV	Conversion Time	7	20	μs ⁽¹⁾
Fosc	Oscillator Frequency	8.0	16.0	MHz

NOTE:

ANGND and VSS should nominally be at the same potential, 0.00V.

8-BIT MODE A/D CHARACTERISTICS (Over Specified Operating Conditions)

Parameter	Typical	Minimum	Maximum	Units*	Notes
Resolution		256 8	256 8	Levels Bits	
Absolute Error		0	±1	LSBs	
Full Scale Error	± 0.5			LSBs	
Zero Offset Error	±0.5			LSBs	
Non-Linearity		0	±1	LSBs	
Differential Non-Linearity Error		>-1	+1	LSBs	
Channel-to-Channel Matching			±1	LSBs	
Repeatability	± 0.25			LSBs	
Temperature Coefficients: Offset Full Scale Differential Non-Linearity	0.003 0.003 0.003			LSB/°C LSB/°C LSB/°C	
Off Isolation		-60	-	dB	2, 3
Feedthrough	-60			dB	2
V _{CC} Power Supply Rejection	-60			dB	2
Input Series Resistance		750	1.2K	Ωs	4
Voltage on Analog Input Pin		V _{SS} 0.5	V _{REF} + 0.5	. V	5, 6
DC Input Leakage		0	±3.0	μΑ	
Sampling Capacitor	. 3			pF	

NOTES:

*An "LSB" as used here has a value of approximately 20 mV. (See Embedded Microcontrollers and Processors Handbook for A/D glossary of terms).

1. These values are expected for most parts at 25°C but are not tested or guaranteed.

2. DC to 100 KHz.

3. Multiplexer Break-Before-Make is guaranteed.

4. Resistance from device pin, through internal MUX, to sample capacitor.

5. These values may be exceeded if pin current is limited to ±2 mA.

6. Applying voltages beyond these specifications will degrade the accuracy of all channels being converted.

7. All conversions performed with processor in IDLE mode.

^{1.} The value of AD_TIME is selected to meet these specifications.

EPROM SPECIFICATIONS

OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
TA	Ambient Temperature During Programming	20	30	С
V _{CC}	Supply Voltage During Programming	4.5	5.5	V(1)
V _{REF}	Reference Supply Voltage During Programming	4.5	5.5	V(1)
V _{PP}	Programming Voltage	12.25	12.75	V(2)
VEA	EA Pin Voltage	12.25	12.75	V(2)
Fosc	Oscillator Frequency During Auto and Slave Mode Programming	6.0	8.0	MHz
Fosc	Oscillator Frequency During Run-Time Programming	6.0	12.0	MHz

NOTES:

V_{CC} and V_{REF} should nominally be at the same voltage during programming.

2. Vpp and V_{EA} must never exceed the maximum specification, or the device may be damaged.

3. Vss and ANGND should nominally be at the same potential (0V).

4. Load capacitance during Auto and Slave Mode programming = 150 pF.

AC EPROM PROGRAMMING CHARACTERISTICS

Symbol	Description	Min	Max	Units
T _{SHLL}	Reset High to First PALE Low	1100		Tosc
T _{LLLH}	PALE Pulse Width	50		Tosc
TAVLL	Address Setup Time	0		Tosc
TLLAX	Address Hold Time	100		Tosc
T _{PLDV}	PROG Low to Word Dump Valid		50	Tosc
T _{PHDX}	Word Dump Data Hold		50	Tosc
T _{DVPL}	Data Setup Time	0		Tosc
T _{PLDX}	Data Hold Time	400		Tosc
T _{PLPH} (1)	PROG Pulse Width	50		Tosc
T _{PHLL}	PROG High to Next PALE Low	220		Tosc
T _{LHPL}	PALE High to PROG Low	220		Tosc
T _{PHPL}	PROG High to Next PROG Low	220		Tosc
TPHIL	PROG High to AINC Low	0		Tosc
TILIH	AINC Pulse Width	240		Tosc
T _{ILVH}	PVER Hold after AINC Low	50		Tosc
T _{ILPL}	AINC Low to PROG Low	170		Tosc
T _{PHVL}	PROG High to PVER Valid		220	Tosc

NOTE:

^{1.} This specification is for the Word Dump Mode. For programming pulses, use the Modified Quick Pulse Algorithm.



DC EPROM PROGRAMMING CHARACTERISTICS


* Symbol Description		Min	Max	Units
lpp	V _{PP} Supply Current (When Programming)		100	mA

NOTE:


 V_{PP} must be within 1V of V_{CC} while $V_{CC} <$ 4.5V. V_{PP} must not have a low impedance path to ground of V_{SS} while $V_{CC} >$ 4.5V.

EPROM PROGRAMMING WAVEFORMS


SLAVE PROGRAMMING MODE DATA PROGRAM MODE WITH SINGLE PROGRAM PULSE



SLAVE PROGRAMMING MODE IN WORD DUMP WITH AUTO INCREMENT



SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM WITH REPEATED PROG PULSE AND AUTO INCREMENT



80C196KB TO 80C196KC DESIGN CONSIDERATIONS

- Memory Map. The 80C196KC has 512 bytes of RAM/SFRs and 16K of ROM/EPROM. The extra 256 bytes of RAM will reside in locations 100H– 1FFH and the extra 8K of ROM/EPROM will reside in locations 4000H–5FFFH. These locations are external memory on the 80C196KB.
- The CDE pin on the KB has become a V_{SS} pin on the KC to support 16 MHz operation.
- EPROM programming. The 80C196KC has a different programming algorithm to support 16K of on-board memory. When performing Run-Time Programming, use the section of code on page 99 of the 80C196KC User's Guide, order number 270704-003.
- 4. ONCETM Mode Entry. The ONCE mode is entered on the 80C196KC by driving the TXD pin low on the rising edge of RESET. The TXD pin is held high by a pullup that is specified at 1.4 mA and remain at 2.0V. This Pullup must not be overridden or the 80C196KC will enter the ONCE mode.
- During the bus HOLD state, the 80C196KC weakly holds RD, WR, ALE, BHE and INST in their inactive states. The 80C196KB only holds ALE in its inactive state.
- A RESET pulse from the 80C196KC is 16 states rather than 4 states as on the 80C196KB (i.e., a watchdog timer overflow). This provides a longer RESET pulse for other devices in the system.

80C196KC ERRATA

- NMI during PTS skips an address: When an NMI interrupts a PTS routine, the first byte of the instruction following completion of the PTS cycle is lost. This results in incorrect code execution. Workaround: NMI must be disabled using external hardware during any PTS activity.
- 2. QBD port glitch. There is a strong negative glitch on all QBD Port pins (P1.x and P2.6, P2.7) synchronous with the first falling edge of CLKOUT. This glitch lasts about 10 ns, and only occurs one time following initial application of V_{CC}. The time for the pin to return to V_{CC} may be several microseconds, depending on pin loading capacitance. Workaround: External systems and devices should be disabled from responding to this glitch until after the first CLKOUT falling edge has occurred.
- 3. Divide error during HOLD or READY. The result of a signed divide instruction may be off by one if executed while the device is held off the bus by HOLD or READY and the queue is empty. Specific timings of HOLD or READY going active or inactive must be met. Workaround for HOLD: disable HOLD during signed divide operations (using hardware or software). Workaround for READY: problem will only occur if unlimited wait state mode is selected, and 14 or more wait states are inserted.
- The HSI unit has two errata: one dealing with resolution and the other with first entries into the FIFO.



The HSI resolution is 9 states instead of 8 states. Events on the same line may be lost if they occur faster than once every 9 state times.

There is a mismatch between the 9 state time HSI resolution and the 8 state time timer. This causes one time value to be unused every 9 timer counts.

Events may receive a time-tag on one count later than expected because of this "skipped" time value.

If the first two events into an empty FIFO (not including the Holding Register) occur in the same

internal phase, both are recorded with one timetag. Otherwise, if the second event occurs within 9 states after the first, its time-tag is one count later than the first time tag. If this is the "skipped" time value, the second event's time-tag is 2 counts later than the first's.

If the FIFO and Holding Register are empty, the first event will transfer into the Holding Register after 8 state times, leaving the FIFO empty again. If the second event occurs after this time, it will act as a new first event into an empty FIFO.

DATA SHEET REVISION HISTORY

This data sheet is valid for devices with a "D" or "E" at the end of the topside tracking number. Data sheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices.

The following are the important differences between the -001 and -002 versions of data sheet 270942.

- Express and Commercial devices are combined into one data sheet. The Express only data sheet 270794-001 is obsolete.
- 2. Removed KB/KC feature set differences, pin definition table, and SFR locations and bitmaps.
- 3. Added programming pin function to package drawings and pin descriptions.
- 4. Changed absolute maximum temperature under bias from 0°C to +70°C to -55°C to +125°C.
- 5. Replaced V_{OH2} specification with I_{OH1} and I_{IL1} specifications.
- 6. Added I_{IH1} specification for NMI pulldown resistors.
- 7. Added maximum hold latency table.
- 8. Added external oscillator and external clock circuit drawings.
- 9. Changed Clock Drive TXHXX and TXLXX Min spec to 20 ns.
- 10. Fixed Serial Port TXI XH specification.
- 11. Added 8- and 10-bit mode A/D operating conditions tables.
- 12. Specified operating range for sample and convert times.
- Added specification for voltage on analog input pin.
- 14. Put operating conditions for EPROM programming into tabular format.

The following differences exist between data sheet 270942-001 and 270741-003.

- ONCE MODE V_{II} errata removed.
- 2. V_{REF} Min changed from 4.5V to 4.0V.

The following differences exist between the -002 and -003 versions of data sheet 270741.

- 1. 80-Pin QFP package added, 68-pin Cerquad package deleted.
- 2. The following DC Characteristics were added:

V_{HYS} RESET Hysteresis spec added

III.1, AD BUS in RESET current Max added



DATA SHEET REVISION HISTORY (Continued)

3. The following AC Characteristics were changed:

TAVYV Max from 2TOSC-75 to 2TOSC-68

TAVGV Max from 2TOSC-75 to 2TOSC-68

TWLWH Min from ToSC-30 to ToSC-20

TXHCH Min changed from 30 ns to 20 ns

THALBZ Max changed from 10 ns to 15 ns

4. Under 10-bit A/D Characteristics:

Sample Time/Convert Time Testing Conditions added.

Typical values added for Full Scale Error, Zero Offset Error, Non-Linearity and Channel-to-Channel Matching.

Max Absolute Error changed from ±8 to ±3 LSBs

Max Non-Linearity changed from ±8 to ±3 LSBs

5. Under 8-bit Mode A/D Characteristics:

Max Absolute Error changed from ±2 to ±1 LSBs

Max Non-Linearity changed from ±2 to ±1 LSBs

Typical Full Scale Error changed from ±1 to ±0.5 LSBs

Typical Zero Offset Error changed from ±2 to ±0.5 LSBs

- The minimum frequency at which the device is tested was changed to 8.0 MHz from 3.5 MHz. Thus, data sheet specifications are guaranteed from 8 MHz to 16 MHz. However, the device is static and will function below 1 Hz.
- 7. The T2CONTROL (T2CNTC) SFR was renamed IOC3.
- 8. ONCE MODE VIL errata added. Other errata removed.
- The A-Step device corresponding to data sheet 270741-002 had bits IOC1,4 and IOC1.6 reversed. The problem was corrected in the B-1 Step device corresponding to data sheet 270741-003.

The following are the important differences between the -001 and -002 versions of data sheet 270741. Please review this revision history carefully.

- 1. The 83C196KC (ROM) was added to the product line.
- 2. The OTP version of the EPROM was added to the product line.
- 3. HOLD/HLDA Specifications were added.
- 4. The l_{OL} test condition on V_{OL1} has changed to −0.5 mA from −0.4 mA.
- 5. The I_{OH} test condition V_{OH2} has changed to 0.8 mA from 1.4 mA.
- 6. BMOVi errata was added.
- 7. Errata was added for the HSI resolution and first event anomalies.
- 8. Errata was added for the serial port Framing Error anomaly.