

# 16-Mbit (2M x 8) Static RAM

#### **Features**

- · High speed
  - $t_{AA} = 10 \text{ ns}$
- Low active power
  - 990 mW (max.)
- Operating voltages of 3.3 ± 0.3V
- 2.0V data retention
- · Automatic power-down when deselected
- · TTL-compatible inputs and outputs
- Available in Pb-free and non Pb-free 54-pin TSOP II package

## **Functional Description**


The CY7C1069BV33 is a high-performance CMOS Static RAM organized as 2,097,152 words by 8 bits. Writing to the device is accomplished by enabling the chip (by taking CE LOW) and Write Enable (WE) inputs LOW.

Reading from the device is accomplished by enabling the chip (CE LOW) as well as forcing the Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. See the truth table at the back of this data sheet for a complete description of Read and Write modes.

The input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a Write operation (CE LOW and WE LOW).

The CY7C1069BV33 is available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout.

#### Logic Block Diagram



### Pin Configurations<sup>[1, 2]</sup>

54-pin	TSOP II (1	Гор	View)
54-pin  NC □  VCC □  VCC □  V/O6 □  VSS □/O7 □  A3 □  A 00 □  VCC □  VCC □  VCC □  DNU/VCC A19 □  A15 □  A15 □  LO0 □  L	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	54 53 52 51 50 49 48 47 46 43 42 41 40 39 38 37 36 35 34 33	NC
A <sub>15</sub> □	21	34	A <sub>14</sub>
•	23	32	∐ I/O <sub>3</sub>
Vcc	24	31	H VSS H I/Os
I/O₁□ NC□	25	30	HNC <sup>2</sup>
V <sub>SS</sub>	26	29	HV <sub>CC</sub>
NC L	27	28	NC

#### Notes

1. DNU/V<sub>CC</sub> Pin (#16) has to be left floating or connected to V<sub>CC</sub> and DNU/V<sub>SS</sub> Pin (#40) has to be left floating or connected to V<sub>SS</sub> to ensure proper application.
2. NC - No Connect Pins are not connected to the die.



#### **Selection Guide**

		-10	-12	Unit
Maximum Access Time		10	12	ns
Maximum Operating Current	Commercial	275	260	mA
	Industrial	275	260	
Maximum CMOS Standby Current	Commercial/Industrial	50	50	mA

#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ......-65°C to +150°C

Ambient Temperature with

Power Applied ......55°C to +125°C

Supply Voltage on  $V_{CC}$  to Relative  $GND^{[3]}$  .... -0.5V to +4.6V

DC Voltage Applied to Outputs

in High-Z State<sup>[3]</sup>.....–0.5V to V<sub>CC</sub> + 0.5V

DC Input Voltage<sup>[3]</sup>......-0.5V to V<sub>CC</sub> + 0.5V Current into Outputs (LOW)......20 mA

#### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	$3.3V\pm0.3V$
Industrial	-40°C to +85°C	

### **DC Electrical Characteristics** Over the Operating Range

				_	10	-	-12	
Parameter	Description	Test Condition	ıs	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ m}.$	A	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8.0 \text{ mA}$			0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	V
V <sub>IL</sub>	Input LOW Voltage[3]			-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$		<b>–</b> 1	+1	-1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$ , Outp	ut Disabled	<b>-</b> 1	+1	<b>-1</b>	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating	V <sub>CC</sub> = Max.,	Comm'l		275		260	mA
	Supply Current	$f = f_{MAX} = 1/t_{RC}$	Ind'l		275		260	mA
I <sub>SB1</sub>	Automatic CE Power-down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or} \\ &\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{f} = \text{f}_{\text{MAX}} \end{aligned}$			70		70	mA
I <sub>SB2</sub>	Automatic CE Power-down Current —CMOS Inputs	$\begin{split} & \underline{\text{Max}}. \ V_{CC}, \\ & \text{CE} \geq V_{CC} - 0.3V, \\ & V_{\text{IN}} \geq V_{CC} - 0.3V, \\ & \text{or} \ V_{\text{IN}} \leq 0.3V, \ f = 0 \end{split}$	Comm'l/ Ind'l		50		50	mA

## Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz, $V_{CC} = 3.3V$	6	pF
C <sub>OUT</sub>	I/O Capacitance		8	pF


#### Thermal Resistance<sup>[4]</sup>

Paramet	r Description	Test Conditions	TSOP-II	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)		49.95	°C/W
$\Theta_{\sf JC}$	T Demarkesisiance Concount Case)	methods and procedures for measuring thermal impedance, per EIA/JESD51.	3.34	°C/W

<sup>3.</sup>  $V_{IL}$  (min.) = -2.0V and  $V_{IH}$ (max) =  $V_{CC}$  + 0.5V for pulse durations of less than 20 ns. 4. Tested initially and after any design or process changes that may affect these parameters.



## AC Test Loads and Waveforms<sup>[5]</sup>



## AC Switching Characteristics Over the Operating Range [6]

		_	10	_	12	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle		•				
t <sub>power</sub>	V <sub>CC</sub> (typical) to the First Access <sup>[7]</sup>	1		1		ms
t <sub>RC</sub>	Read Cycle Time	10		12		ns
t <sub>AA</sub>	Address to Data Valid		10		12	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		10		12	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		6	ns
t <sub>LZOE</sub>	OE LOW to Low-Z <sup>[8]</sup>	1		1		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[8]</sup>		5		6	ns
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[8]</sup>	3		3		ns
t <sub>HZCE</sub>	CE to High-Z <sup>[8]</sup>		5		6	ns
t <sub>PU</sub>	CE to Power-up <sup>[9]</sup>	0		0		ns
t <sub>PD</sub> CE to Power-down <sup>[9]</sup>			10		12	ns
Write Cycle <sup>[10, 11]</sup>	·	•	•		•	•
$t_{WC}$	Write Cycle Time	10		12		ns
t <sub>SCE</sub>	CE to Write End	7		8		ns
t <sub>AW</sub>	Address Set-up to Write End	7		8		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	7		8		ns
t <sub>SD</sub>	Data Set-up to Write End	5.5		6		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[8]</sup>	3		3		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[8]</sup>		5		6	ns

#### Notes:

S. Valid SRAM operation does not occur until the power supplies have reached the minimum operating V<sub>DD</sub> (3.0V). As soon as 1ms (T<sub>power</sub>) after reaching the minimum operating V<sub>DD</sub>, normal SRAM operation can begin including reduction in V<sub>DD</sub> to the data retention (V<sub>CCDR</sub>, 2.0V) voltage.
 6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified lo<sub>L</sub>/I<sub>OH</sub> and transmission line loads. Test conditions for the Read cycle use output loading shown in part a) of the AC test loads, unless specified otherwise.

t<sub>POWER</sub> gives the minimum amount of time that the power supply should be at typical VCC values until the first memory access can be performed.


<sup>9.</sup> These parameters are guaranteed by design and are not tested.

<sup>10.</sup> The internal Write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a Write, and the transition of any of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.

11. The minimum Write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




#### **Data Retention Waveform**




## **Switching Waveforms**

Read Cycle No.  $\mathbf{1}^{[12, 13]}$ 



## Read Cycle No. 2 (OE Controlled)[13, 14]



#### Notes:

- 12. <u>Device</u> is continuously selected.  $\overline{CE} = V_{|L}$ .


  13. WE is HIGH for Read cycle.

  14. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.




## Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)<sup>[15, 16]</sup>



Write Cycle No. 2 (WE Controlled, OE LOW)[15, 16]



#### **Truth Table**

CE	OE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
Н	Х	Χ	High-Z	Power-down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

Notes:
15. Data I/O is high-impedance if  $\overline{OE} = V_{IH}$ .
16. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.




#### **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1069BV33-10ZC	51-85160	54-pin TSOP II	Commercial
	CY7C1069BV33-10ZXC		54-pin TSOP II (Pb-free)	
	CY7C1069BV33-10ZI		54-pin TSOP II	Industrial
	CY7C1069BV33-10ZXI		54-pin TSOP II (Pb-free)	
12	CY7C1069BV33-12ZC		54-pin TSOP II	Commercial
	CY7C1069BV33-12ZXC		54-pin TSOP II (Pb-free)	
	CY7C1069BV33-12ZI	]	54-pin TSOP II	Industrial
	CY7C1069BV33-12ZXI		54-pin TSOP II (Pb-free)	

## **Package Diagram**

#### 54-pin TSOP II (51-85160)



All product and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	283950	See ECN	RKF	New data sheet
*A	314014	See ECN	RKF	Final data sheet
*B	492137	See ECN	NXR	Removed 8 ns speed bin Changed the description of I <sub>IX</sub> from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Updated the Ordering Information Table