# PEMD48; PUMD48

NPN/PNP resistor-equipped transistors; R1 = 47 k $\Omega$ , R2 = 47 k $\Omega$  and R1 = 2.2 k $\Omega$ , R2 = 47 k $\Omega$ 

Rev. 6 — 24 January 2012

**Product data sheet** 

# 1. Product profile

### 1.1 General description

NPN/PNP double Resistor-Equipped Transistors (RET) in small Surface-Mounted Device (SMD) plastic packages.

Table 1. Product overview

Type number	Package		Package
	NXP	JEITA	configuration
PEMD48	SOT666	-	ultra small and flat lead
PUMD48	SOT363	SC-88	very small

#### 1.2 Features and benefits

- 100 mA output current capability
- Built-in bias resistors
- Simplifies circuit design
- Reduces component count
- Reduces pick and place costs
- AEC-Q101 qualified

### 1.3 Applications

- Low current peripheral driver
- Control of IC inputs
- Replaces general-purpose transistors in digital applications

#### 1.4 Quick reference data

Table 2. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Per transisto	or; for the PNP transistor	with negative polarity				
$V_{CEO}$	collector-emitter voltage	open base	-	-	50	V
Io	output current		-	-	100	mA
<b>Transistor T</b>	R1 (NPN)					
R1	bias resistor 1 (input)		33	47	61	kΩ
R2/R1	bias resistor ratio		8.0	1.0	1.2	
Transistor T	R2 (PNP)					
R1	bias resistor 1 (input)		1.54	2.20	2.86	kΩ
R2/R1	bias resistor ratio		17	21	26	



# 2. Pinning information


Table 3. Pinning

Table 3.	Filling		
Pin	Description	Simplified outline	Graphic symbol
PEMD48	(SOT666)		
1	GND (emitter) TR1		
2	input (base) TR1	6 5 4	6 5 4
3	output (collector) TR2		
4	GND (emitter) TR2		R1 R2
5	input (base) TR2	1 2 3	TR1
6	output (collector) TR1	1 2 3	R2 R1
			1 2 3
			006aaa143

#### **PUMD48 (SOT363)**

1	GND (emitter) TR1
2	input (base) TR1
3	output (collector) TR2
4	GND (emitter) TR2
5	input (base) TR2
6	output (collector) TR1





# 3. Ordering information

Table 4. Ordering information

Type number	Package		
	Name	Description	Version
PEMD48	-	plastic surface-mounted package; 6 leads	SOT666
PUMD48	SC-88	plastic surface-mounted package; 6 leads	SOT363

# 4. Marking

Table 5. Marking codes

Type number	Marking code <sup>[1]</sup>
PEMD48	48
PUMD48	4*8

[1] \* = placeholder for manufacturing site code.

# 5. Limiting values


Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).


Symbol	Parameter	Conditions	Min	Max	Unit
Per transis	stor; for the PNP transistor	with negative polar	rity		
$V_{CBO}$	collector-base voltage	open emitter	-	50	V
$V_{CEO}$	collector-emitter voltage	open base	-	50	V
$V_{EBO}$	emitter-base voltage	open collector			
	TR1 (NPN)		-	10	V
	TR2 (PNP)		-	-5	V
VI	input voltage TR1				
	positive		-	+40	V
	negative		-	-10	V
	input voltage TR2				
	positive		-	+5	V
	negative		-	-12	V
Io	output current		-	100	mA
I <sub>CM</sub>	peak collector current		-	100	mA
P <sub>tot</sub>	total power dissipation	$T_{amb} \le 25  ^{\circ}C$			
	PEMD48 (SOT666)		[1][2]	200	mW
	PUMD48 (SOT363)		[1] -	200	mW
Per device	)				
P <sub>tot</sub>	total power dissipation	$T_{amb} \le 25  ^{\circ}C$			
	PEMD48 (SOT666)		[1][2] _	300	mW
	PUMD48 (SOT363)		[1] -	300	mW
Tj	junction temperature		-	150	°C
T <sub>amb</sub>	ambient temperature		-65	+150	°C
T <sub>stg</sub>	storage temperature		-65	+150	°C

<sup>[1]</sup> Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard footprint.

<sup>[2]</sup> Reflow soldering is the only recommended soldering method.



### 6. Thermal characteristics






Table 7. Thermal characteristics

Parameter	Conditions	Min	Тур	Max	Unit
or					
thermal resistance from junction to ambient	T <sub>amb</sub> ≤ 25 °C				
PEMD48 (SOT666)		[1][2]	-	625	K/W
PUMD48 (SOT363)		<u>[1]</u> _	-	625	K/W
thermal resistance from junction to ambient	T <sub>amb</sub> ≤ 25 °C				
PEMD48 (SOT666)		[1][2] _	-	417	K/W
PUMD48 (SOT363)		[1] -	-	417	K/W
	thermal resistance from junction to ambient PEMD48 (SOT666) PUMD48 (SOT363)  thermal resistance from junction to ambient PEMD48 (SOT666)	thermal resistance from junction to ambient $T_{amb} \le 25  ^{\circ}\text{C}$ junction to ambient $PEMD48  (SOT666)$ $PUMD48  (SOT363)$ thermal resistance from junction to ambient $PEMD48  (SOT666)$	thermal resistance from junction to ambient $ \begin{array}{ccccccccccccccccccccccccccccccccccc$	thermal resistance from junction to ambient $ \begin{array}{ccccccccccccccccccccccccccccccccccc$	thermal resistance from junction to ambient $ \begin{array}{ccccccccccccccccccccccccccccccccccc$

<sup>[1]</sup> Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.

<sup>[2]</sup> Reflow soldering is the only recommended soldering method.


# 7. Characteristics

Table 8. Characteristics

 $T_{amb} = 25$  °C unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Per trans	istor; for the PNP trans	istor with negative polarity					
I <sub>CBO</sub>	collector-base cut-off current	$V_{CB} = 50 \text{ V}; I_E = 0 \text{ A}$		-	-	100	nA
I <sub>CEO</sub>	collector-emitter	$V_{CE} = 30 \text{ V}; I_{B} = 0 \text{ A}$		-	-	1	μΑ
	cut-off current	$V_{CE} = 30 \text{ V; } I_{B} = 0 \text{ A;}$ $T_{j} = 150 \text{ °C}$		-	-	5	μΑ
Transisto	r TR1 (NPN)						
I <sub>EBO</sub>	emitter-base cut-off current	$V_{EB} = 5 \text{ V}; I_{C} = 0 \text{ A}$		-	-	90	μΑ
h <sub>FE</sub>	DC current gain	$V_{CE} = 5 \text{ V}; I_{C} = 5 \text{ mA}$		80	-	-	
V <sub>CEsat</sub>	collector-emitter saturation voltage	$I_C = 10 \text{ mA}; I_B = 0.5 \text{ mA}$		-	-	150	mV
$V_{I(off)}$	off-state input voltage	$V_{CE} = 5 \text{ V}; I_{C} = 100 \mu\text{A}$		-	1.2	0.8	V
$V_{I(on)}$	on-state input voltage	$V_{CE} = 0.3 \text{ V}; I_{C} = 2 \text{ mA}$		3	1.6	-	V
R1	bias resistor 1 (input)			33	47	61	kΩ
R2/R1	bias resistor ratio			8.0	1.0	1.2	
C <sub>c</sub>	collector capacitance	$V_{CB} = 10 \text{ V}; I_E = i_e = 0 \text{ A};$ f = 1 MHz		-	-	2.5	pF
f <sub>T</sub>	transition frequency	$V_{CB} = 5 \text{ V}; I_{C} = 10 \text{ mA};$ f = 100 MHz	<u>[1]</u>	-	230	-	MHz
Transisto	r TR2 (PNP)						
I <sub>EBO</sub>	emitter-base cut-off current	$V_{EB} = -5 \text{ V}; I_C = 0 \text{ A}$		-	-	-180	μΑ
h <sub>FE</sub>	DC current gain	$V_{CE} = -5 \text{ V}; I_{C} = -10 \text{ mA}$		100	-	-	
V <sub>CEsat</sub>	collector-emitter saturation voltage	$I_C = -5 \text{ mA}; I_B = -0.25 \text{ mA}$		-	-	-100	mV
$V_{I(off)}$	off-state input voltage	$V_{CE} = -5 \text{ V}; I_{C} = -100 \mu\text{A}$		-	-0.6	-0.5	V
$V_{I(on)}$	on-state input voltage	$V_{CE} = -0.3 \text{ V}; I_{C} = -5 \text{ mA}$		-1.1	-0.75	-	V
R1	bias resistor 1 (input)			1.54	2.20	2.86	$k\Omega$
R2/R1	bias resistor ratio			17	21	26	
C <sub>c</sub>	collector capacitance	$V_{CB} = -10 \text{ V}; I_E = i_e = 0 \text{ A};$ f = 1 MHz		-	-	3	pF
f <sub>T</sub>	transition frequency	$V_{CB} = -5 \text{ V}; I_{C} = -10 \text{ mA};$ f = 100 MHz	[1]	-	180	-	MHz

<sup>[1]</sup> Characteristics of built-in transistor.




$$V_{CE} = 5 \text{ V}$$

(1) 
$$T_{amb} = 100 \, ^{\circ}C$$

(2) 
$$T_{amb} = 25 \, ^{\circ}C$$

(3)  $T_{amb} = -40 \, ^{\circ}C$ 

Fig 4. TR1 (NPN): DC current gain as a function of collector current; typical values




$$I_{\rm C}/I_{\rm B} = 20$$

(1) 
$$T_{amb} = 100 \, ^{\circ}C$$

(2) 
$$T_{amb} = 25 \, ^{\circ}C$$

(3) 
$$T_{amb} = -40 \, ^{\circ}C$$

Fig 5. TR1 (NPN): Collector-emitter saturation voltage as a function of collector current; typical values






(1) 
$$T_{amb} = -40 \, ^{\circ}C$$

(2) 
$$T_{amb} = 25 \, ^{\circ}C$$

(3)  $T_{amb} = 100 \, ^{\circ}C$ 

Fig 6. TR1 (NPN): On-state input voltage as a function of collector current; typical values




$$V_{CE} = 5 V$$

(1) 
$$T_{amb} = -40 \, ^{\circ}C$$

(2) 
$$T_{amb} = 25 \, ^{\circ}C$$


(3) 
$$T_{amb} = 100 \, ^{\circ}C$$

Fig 7. TR1 (NPN): Off-state input voltage as a function of collector current; typical values




f = 1 MHz; T<sub>amb</sub> = 25 °C

Fig 8. TR1 (NPN): Collector capacitance as a function of collector-base voltage; typical values



 $V_{CE}$  = 5 V;  $T_{amb}$  = 25 °C


Fig 9. TR1 (NPN): Transition frequency as a function of collector current; typical values of built-in transistor



(1) 
$$T_{amb} = 100 \, ^{\circ}C$$

(3) 
$$T_{amb} = -40 \, ^{\circ}C$$

Fig 10. TR2 (PNP): DC current gain as a function of collector current; typical values




$$I_{\rm C}/I_{\rm B} = 20$$

(1) 
$$T_{amb} = 100 \, ^{\circ}C$$

(2) 
$$T_{amb} = 25 \, ^{\circ}C$$

(3) 
$$T_{amb} = -40 \, ^{\circ}C$$

Fig 11. TR2 (PNP): Collector-emitter saturation voltage as a function of collector current; typical values




$$V_{CE} = -0.3 \text{ V}$$

(1) 
$$T_{amb} = -40 \, ^{\circ}C$$

(2) 
$$T_{amb} = 25 \, ^{\circ}C$$


(3) 
$$T_{amb} = 100 \, ^{\circ}C$$

Fig 12. TR2 (PNP): On-state input voltage as a function of collector current; typical values



 $f = 1 \text{ MHz}; T_{amb} = 25 \text{ }^{\circ}\text{C}$ 

Fig 14. TR2 (PNP): Collector capacitance as a function of collector-base voltage; typical values




$$V_{CE} = -5 \text{ V}$$

(1) 
$$T_{amb} = -40 \, ^{\circ}C$$

(2) 
$$T_{amb} = 25 \, ^{\circ}C$$

(3) 
$$T_{amb} = 100 \, ^{\circ}C$$

Fig 13. TR2 (PNP): Off-state input voltage as a function of collector current; typical values



 $V_{CE} = -5 \text{ V}; T_{amb} = 25 ^{\circ}\text{C}$ 


Fig 15. TR2 (PNP): Transition frequency as a function of collector current; typical values of built-in transistor

## 8. Test information

### 8.1 Quality information

This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard *Q101 - Stress test qualification for discrete semiconductors*, and is suitable for use in automotive applications.

# 9. Package outline



# 10. Packing information

Table 9. Packing methods

The indicated -xxx are the last three digits of the 12NC ordering code.[1]


Туре	Package	Description	Packir	g quant	ity	
number			3000	4000	8000	10000
PEMD48	SOT666	2 mm pitch, 8 mm tape and reel	-	-	-315	-
		4 mm pitch, 8 mm tape and reel	-	-115	-	-
PUMD48	SOT363	4 mm pitch, 8 mm tape and reel; T1	-115	-	-	-135
		4 mm pitch, 8 mm tape and reel; T2	-125	-	-	-165


[1] For further information and the availability of packing methods, see Section 14.

[2] T1: normal taping

[3] T2: reverse taping

# 11. Soldering





# 12. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PEMD48_PUMD48 v.6	20120124	Product data sheet	-	PEMD48_PUMD48 v.5
Modifications:	<ul> <li>Section 1 "Production of the section 1" "Production of the section 4" Ma</li> <li>Table 7 "There of the section 1" Table 8 "Chare of the section 1" Section 1" "Section 1" " "Section 1" "Section 1" "Section 1" "Section 1" "Section 1" "Sec</li></ul>	oduct profile": updated  urking": updated  mal characteristics": updated  ing values": updated accord  acteristics": I <sub>CEO</sub> updated acteristics": logo updated and Figure 10 to 13: updated and Figure 10 to 13: updated at information": added  oldering": added  egal information": updated	rding to the latest mea according to the latest ted	test measurements surements
PEMD48_PUMD48 v.5	20100413	Product data sheet	-	PEMD48_PUMD48 v.4
PEMD48_PUMD48 v.4	20040624	Product specification	-	PEMD48_PUMD48 v.3
PEMD48_PUMD48 v.3	20040602	Product specification	-	PEMD48 v.2 PUMD48 v.2
PUMD48 v.2	20010201	Product specification		PUMD48 v.1
PUMD48 v.1	19990422	Product specification		-
PEMD48 v.2	20011107	Product specification		PEMD48 v.1
PEMD48 v.1	20010924	Preliminary specification	n -	-

## 13. Legal information

#### 13.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 13.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 13.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

PEMD48\_PUMD48

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

# PEMD48; PUMD48

### **NPN/PNP** resistor-equipped transistors

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

#### 13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 14. Contact information

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

# 15. Contents

Product profile
General description 1
Features and benefits
Applications
Quick reference data 1
Pinning information 2
Ordering information 2
Marking 2
Limiting values
Thermal characteristics 4
Characteristics 6
Test information
Quality information
Package outline
Packing information 11
Soldering 11
Revision history
Legal information
Data sheet status
Definitions
Disclaimers
Trademarks15
Contact information
Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.