

16Mb SYNCBURST™ SRAM

MT58L1MY18D, MT58V1MV18D, MT58L512Y32D, MT58V512V32D, MT58L512Y36D, MT58V512V36D

3.3V VDD, 3.3V or 2.5V I/O; 2.5V VDD, 2.5V I/O, Pipelined, Double-Cycle Deselect

FEATURES

- Fast clock and OE# access times
- Single +3.3V ± 0.165 Vor 2.5V ± 0.125 V power supply (VDD)
- Separate +3.3V or 2.5V isolated output buffer supply (VDDQ)
- SNOOZE MODE for reduced-power standby
- Common data inputs and data outputs
- Individual BYTE WRITE control and GLOBAL WRITE
- Three chip enables for simple depth expansion and address pipelining
- Clock-controlled and registered addresses, data I/Os and control signals
- Internally self-timed WRITE cycle
- Burst control (interleaved or linear burst)
- · Automatic power-down
- 100-pin TQFP package
- 165-pin FBGA package
- Low capacitive bus loading
- x18, x32, and x36 versions available

OPTIONS TQFP MARKING*

Timing (Access/Cycle/MHz)	
3.5ns/6ns/166 MHz	-6
4.0ns/7.5ns/133 MHz	-7.5
5ns/10ns/100 MHz	-10

Configurations

O	
3.3V VDD, 3.3V or 2.5V I/O	
1 Meg x 18	MT58L1MY18D
512K x 32	MT58L512Y32D
512K x 36	MT58L512Y36D
2.5V Vdd, 2.5V I/O	
1 Meg x 18	MT58V1MV18D
512K x 32	MT58V512V32D
512K x 36	MT58V512V36D

Packages

100-pin TQFP (3-chip enable)	T
165-pin FBGA	F

• Operating Temperature Range

Commercial (0°C to +70°C) None

Part Number Example: MT58L1MY18DT-7.5

165-Pin FBGA (Preliminary Package Data) NOTE: 1. JEDEC-standard MS-026 BHA (LQFP).

GENERAL DESCRIPTION

The Micron[®] SyncBurst[™] SRAM family employs highspeed, low-power CMOS designs that are fabricated using an advanced CMOS process.


Micron's 16Mb SyncBurst SRAMs integrate a 1 Meg x 18, 512K x 32, or 512K x 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. All synchronous inputs pass through registers controlled by a positive-edge-triggered single-clock input (CLK). The synchronous inputs include all addresses, all data inputs, active LOW chip enable (CE#), two additional chip enables for easy depth expansion (CE2, CE2#), burst control inputs (ADSC#, ADSP#, ADV#), byte write enables (BWx#) and global write (GW#). Note that CE2# is not available on the T Version.

Asynchronous inputs include the output enable (OE#), clock (CLK) and snooze enable (ZZ). There is also


^{*}See page 34 for FBGA package marking guide.



FUNCTIONAL BLOCK DIAGRAM 1 MEG x 18



FUNCTIONAL BLOCK DIAGRAM 512K x 32/36



NOTE: Functional block diagrams illustrate simplified device operation. See truth table, pin descriptions and timing diagrams for detailed information.



GENERAL DESCRIPTION (continued)

a burst mode input (MODE) that selects between interleaved and linear burst modes. The data-out (Q), enabled by OE#, is also asynchronous. WRITE cycles can be from one to two bytes wide (x18) or from one to four bytes wide (x32/x36), as controlled by the write control inputs.

Burst operation can be initiated with either address status processor (ADSP#) or address status controller (ADSC#) inputs. Subsequent burst addresses can be internally generated as controlled by the burst advance input (ADV#).

Address and write control are registered on-chip to simplify WRITE cycles. This allows self-timed WRITE cycles. Individual byte enables allow individual bytes to be written. During WRITE cycles on the x18 device, BWa# controls DQas and DQPa; BWb# controls DQbs and DQPb. During WRITE cycles on the x32 and x36 devices, BWa# controls DQas and DQPa; BWb# controls DQbs and DQPb; BWc# controls DQcs and DQPc; BWd#

controls DQds and DQPd. GW# LOW causes all bytes to be written. Parity bits are only available on the x18 and x36 versions.

This device incorporates an additional pipelined enable register which delays turning off the output buffer an additional cycle when a deselect is executed. This feature allows depth expansion without penalizing system performance.

Micron's 16Mb SyncBurst SRAMs operate from a +3.3V or +2.5V power supply, and all inputs and outputs are TTL-compatible. Users can implement either a 3.3V or 2.5V I/O for the +3.3V VDD or a 2.5V I/O for the +2.5V VDD. The device is ideally suited for Pentium[®] and PowerPC pipelined systems and systems that benefit from a very wide, high-speed data bus. The device is also ideal in generic 16-, 18-, 32-, 36-, 64-, and 72-bit-wide applications.

Please refer to the Micron Web site (www.micronsemi.com/en/products/sram/) for the latest data sheet.

TQFP PIN ASSIGNMENT TABLE

PIN#	x18 x32/x3						
1	NC	NC/DQPc1					
2	NC	DQc					
3	NC	DQc					
2 3 4 5	VD	DQ					
5	>	SS					
6	NC	DQc					
7	NC	DQc DQc					
8	DQb	DQc					
9	DQb	DQc					
10	V	SS					
11	VD	DQ					
12	DQb	DQc					
13	DQb	DQc					
14	NC						
15	Vı	V _{DD}					
16	NC						
17	V	SS					
18	DQb	DQd					
19	DQb	DQd					
20	VDDQ						
21	Vss						
22	DQb	DQd					
23	DQb	DQd					
24	DQPb	DQd					
25	NC	DQd					

PIN#	x18 x32/x36						
26	Vss						
27	VDDQ						
26 27 28 29	NC	DQd					
29	NC	DQd					
30	NC	NC/DQPd1					
31		E (LBO#)					
32	S	A					
33		A					
34	S	A					
35	S	A					
36	SA						
37		40					
38	DNU						
39	DNU						
40	Vss						
41	V _{DD}						
42	S	SA					
43	S	A					
44	S	A					
45	S	SA					
46	S	A					
47	SA						
48		SA					
49	S	SA					
50	S	Α					


PIN#	x18	x32/x36				
51	NC	NC/DQPa1				
52	NC	DQa				
53	NC	DQa				
54	VD	DQ				
55	V	SS				
56	NC	DQa				
57	NC	DQa				
58	DO	Qa				
59	DO	Qa				
60	V	SS				
61	VD	DQ				
62	DO	Qa				
63	DQa					
64	ZZ					
65	V _{DD}					
66	NC					
67	V	SS				
68	DQa	DQb				
69	DQa	DQb				
70	VD	DQ				
71	Vss					
72	DQa	DQb				
73	DQa	DQb				
74	DQPa	DQb				
75	NC	DQb				

PIN#	x18 x32/x36						
76	Vss						
77	VDDQ						
78	NC DQb						
79	NC	DQb					
80	SA	NC/DQPb1					
81	S	A					
82	S	A					
83	AD	V#					
84	AD:	SP#					
85	AD:	SC#					
86	OE#	(G#)					
87	BW	/E#					
88	GW#						
89	CLK						
90	Vss						
91	VDD						
92	CE2#						
93	BW	/a#					
94	BW	/b#					
95	NC	BWc#					
96	NC BWd#						
97	CE	2					
98	CE	CE#					
99	S	SA					
100	SA						

NOTE: 1. No Connect (NC) is used on the x32 version. Parity (DQPx) is used on the x36 version.



PIN ASSIGNMENT (TOP VIEW) 100-PIN TQFP



NOTE: 1. No Connect (NC) is used on the x32 version. Parity (DQPx) is used on the x36 version.



TQFP PIN DESCRIPTIONS

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
37 36 32-35, 42-50, 80-82, 99, 100	37 36 32-35, 42-50, 81, 82, 99, 100	SA0 SA1 SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
93 94 - -	93 94 95 96	BWa# BWb# BWc# BWd#	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. For the x18 version, BWa# controls DQa pins and DQPa; BWb# controls DQb pins and DQPb. For the x32 and x36 versions, BWa# controls DQa pins and DQPa; BWb# controls DQb pins and DQPa; BWb# controls DQc pins and DQPc; BWd# controls DQd pins and DQPd. Parity is only available on the x18 and x36 versions.
87	87	BWE#	Input	Byte Write Enable: This active LOW input permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK.
88	88	GW#	Input	Global Write: This active LOW input allows a full 18-, 32-, or 36-bit WRITE to occur independent of the BWE# and BWx# lines and must meet the setup and hold times around the rising edge of CLK.
89	89	CLK	Input	Clock: This signal registers the address, data, chip enable, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
98	98	CE#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and conditions the internal use of ADSP#. CE# is sampled only when a new external address is loaded.
92	92	CE2#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded.
64	64	ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored. This pin has an internal pull-down and can be floating.
97	97	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device and is sampled only when a new external address is loaded.
86	86	OE# (G#)	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers. G# is the JEDEC-standard term for OE#.
83	83	ADV#	Input	Synchronous Address Advance: This active LOW input is used to advance the internal burst counter, controlling burst access after the external address is loaded. A HIGH on this pin effectively causes wait states to be generated (no address advance). To ensure use of correct address during a WRITE cycle, ADV# must be HIGH at the rising edge of the first clock after an ADSP# cycle is initiated.

(continued on next page)




TQFP PIN DESCRIPTIONS (continued)

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
84	84	ADSP#	Input	Synchronous Address Status Processor: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ is performed using the new address, independent of the byte write enables and ADSC#, but dependent upon CE#, CE2, and CE2#. ADSP# is ignored if CE# is HIGH. Powerdown state is entered if CE2 is LOW or CE2# is HIGH.
85	85	ADSC#	Input	Synchronous Address Status Controller: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ or WRITE is performed using the new address if CE# is LOW. ADSC# is also used to place the chip into power-down state when CE# is HIGH.
31	31	MODE (LBO#)	Input	Mode: This input selects the burst sequence. A LOW on this pin selects "linear burst." NC or HIGH on this pin selects "interleaved burst." Do not alter input state while device is operating. LBO# is the JEDEC-standard term for MODE.
(a) 58, 59, 62, 63, 68, 69, 72, 73 (b) 8, 9, 12, 13, 18, 19, 22,	(a) 52, 53, 56-59, 62, 63 (b) 68, 69 72-75, 78, 79	DQa DQb	Input/ Output	SRAM Data I/Os: For the x18 version, Byte "a" is associated with DQa pins; Byte "b" is associated with DQb pins. For the x32 and x36 versions, Byte "a" is associated with DQa pins; Byte "b" is associated with DQb pins; Byte "c" is associated with DQc pins; Byte "d" is associated with DQd pins. Input data must meet setup
23	(c) 2, 3, 6-9, 12, 13 (d) 18, 19, 22-25, 28, 29	DQc DQd		and hold times around the rising edge of CLK.
74 24 - -	51 80 1 30	NC/DQPa NC/DQPb NC/DQPc NC/DQPd	NC/ I/O	No Connect/Parity Data I/Os: On the x32 version, these pins are No Connect (NC). On the x18 version, Byte "a" parity is DQPa; Byte "b" parity is DQPb. On the x36 version, Byte "a" parity is DQPa; Byte "b" parity is DQPb; Byte "c" parity is DQPc; Byte "d" parity is DQPd.
15, 41, 65, 91	15, 41, 65, 91	V _{DD}	Supply	Power Supply: See DC Electrical Characteristics and Operating Conditions for range.
4, 11, 20, 27, 54, 61, 70, 77	4, 11, 20, 27, 54, 61, 70, 77	VddQ	Supply	Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range.
	5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	Vss	Supply	Ground: GND.
38, 39	38, 39	DNU	_	Do Not Use: These signals may either be unconnected or wired to GND to improve package heat dissipation.
1-3, 6, 7, 14 16, 25, 28-30, 51-53, 56, 57, 66, 75, 78, 79, 95, 96	14, 16, 66	NC	-	No Connect: These signals are not internally connected and may be connected to ground to improve package heat dissipation.
NA	NA	NF	-	No Function: These pins are internally connected to the die and have the capacitance of an input pin. It is allowable to leave these pins unconnected or driven by signals.



PIN LAYOUT (TOP VIEW) 165-PIN FBGA



^{*}No Connect (NC) is used on the x32 version. Parity (DQPx) is used on the x36 version.



FBGA PIN DESCRIPTIONS

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
6R 6P 2A, 2B, 3P, 3R, 4P, 4R, 6N, 8P, 8R, 9P, 9R, 10A, 10B, 10P, 10R, 11A, 11P, 11R	8P, 8R, 9P,	SA0 SA1 SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
5B 4A - -	5B 5A 4A 4B	BWa# BWb# BWc# BWd#	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. For the x18 version, BWa# controls DQa's and DQPa; BWb# controls DQb's and DQPb. For the x32 and x36 versions, BWa# controls DQa's and DQPa; BWb# controls DQb's and DQPb; BWc# controls DQc's and DQPc; BWd# controls DQd's and DQPd. Parity is only available on the x18 and x36 versions.
7A	7A	BWE#	Input	Byte Write Enable: This active LOW input permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK.
7B	7B	GW#	Input	Global Write: This active LOW input allows a full 18-, 32- or 36-bit WRITE to occur independent of the BWE# and BWx# lines and must meet the setup and hold times around the rising edge of CLK.
6B	6В	CLK	Input	Clock: This signal registers the address, data, chip enable, byte write enables, and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
3A	3A	CE#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and conditions the internal use of ADSP#. CE# is sampled only when a new external address is loaded.
6A	6A	CE2#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded.
11H	11H	ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored.
3B	3B	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device and is sampled only when a new external address is loaded.
8B	8B	OE#(G#)	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers.

(continued on next page)



FBGA PIN DESCRIPTIONS (continued)

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
9A	9A	ADV#	Input	Synchronous Address Advance: This active LOW input is used to advance the internal burst counter, controlling burst access after the external address is loaded. A HIGH on ADV# effectively causes wait states to be generated (no address advance). To ensure use of correct address during a WRITE cycle, ADV# must be HIGH at the rising edge of the first clock after an ADSP# cycle is initiated.
9B	9В	ADSP#	Input	Synchronous Address Status Processor: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ is performed using the new address, independent of the byte write enables and ADSC#, but dependent upon CE#, CE2, and CE2#. ADSP# is ignored if CE# is HIGH. Powerdown state is entered if CE2 is LOW or CE2# is HIGH.
8A	8 A	ADSC#	Input	Synchronous Address Status Controller: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ or WRITE is performed using the new address if CE# is LOW. ADSC# is also used to place the chip into power-down state when CE# is HIGH.
1R	1R	MODE (LB0#)	Input	Mode: This input selects the burst sequence. A LOW on this input selects "linear burst." NC or HIGH on this input selects "interleaved burst." Do not alter input state while device is operating.
	(a) 10J, 10K, 10L, 10M, 11J, 11K, 11L, 11M (b) 10D, 10E, 10F, 10G, 11D, 11E, 11F, 11G (c) 1D, 1E, 1F, 1G, 2D, 2E, 2F, 2G (d) 1J, 1K, 1L, 1M, 2J, 2K, 2L, 2M	DQa DQb DQc DQd	Input/ Output	SRAM Data I/Os: For the x18 version, Byte "a" is associated DQas; Byte "b" is associated with DQbs. For the x32 and x36 versions, Byte "a" is associated with DQas; Byte "b" is associated with DQbs; Byte "c" is associated with DQcs; Byte "d" is associated with DQds. Input data must meet setup and hold times around the rising edge of CLK.
11C 1N - -	11N 11C 1C 1N	NC/DQPa NC/DQPb NC/DQPc NC/DQPd	NC/ I/O	No Connect/Parity Data I/Os: On the x32 version, these are No Connect (NC). On the x18 version, Byte "a" parity is DQPa; Byte "b" parity is DQPb. On the x36 version, Byte "a" parity is DQPa; Byte "b" parity is DQPb; Byte "c" parity is DQPc; Byte "d" parity is DQPd.
1H, 4D, 4E, 4F, 4G, 4H, 4J, 4K, 4L, 4M, 8D, 8E, 8F, 8G, 8H, 8J, 8K, 8L, 8M	1H, 4D, 4E, 4F, 4G, 4H, 4J, 4K, 4L, 4M, 8D, 8E, 8F, 8G, 8H, 8J, 8K, 8L, 8M	Vdd	Supply	Power Supply: See DC Electrical Characteristics and Operating Conditions for range.

(continued on next page)



FBGA PIN DESCRIPTIONS (continued)

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
3C, 3D, 3E, 3F, 3G, 3J, 3K, 3L, 3M, 3N, 9C, 9D, 9E, 9F, 9G, 9J, 9K, 9L, 9M, 9N	3C, 3D, 3E, 3F, 3G, 3J, 3K, 3L, 3M, 3N, 9C, 9D, 9E, 9F, 9G, 9J, 9K, 9L, 9M, 9N	VddQ	Supply	Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range.
2H, 4C, 4N, 5C, 5D, 5E 5F, 5G, 5H, 5J, 5K, 5L, 5M, 6C, 6D, 6E, 6F, 6G, 6H, 6J, 6K, 6L, 6M, 7C, 7D, 7E, 7F, 7G, 7H, 7J, 7K, 7L, 7M, 7N, 8C, 8N	5D, 5E 5F, 5G, 5H, 5J, 5K, 5L, 5M, 6C, 6D, 6E, 6F, 6G, 6H, 6J, 6K, 6L, 6M, 7C, 7D, 7E,	Vss	Supply	Ground: GND.
5P, 5R, 7P, 7R	5P, 5R, 7P, 7R	DNU	_	Do Not Use: These signals may either be unconnected or wired to GND to improve package heat dissipation.
1A, 1B, 1C, 1D, 1E, 1F, 1G, 1P, 2C, 2J, 2K, 2L, 2M, 2N, 2P, 2R, 3H, 4B, 5A, 5N, 9H, 10C, 10D, 10E, 10F, 10G, 10H, 10N, 11B, 11J, 11K, 11L,	1A, 1B, 1P, 2C, 2N, 2P, 2R, 3H, 5N, 9H, 10C, 10H, 10N, 11A, 11B	NC	-	No Connect: These signals are not internally connected and may be connected to ground to improve package heat dissipation.

INTERLEAVED BURST ADDRESS TABLE (MODE = NC OR HIGH)

FIRST ADDRESS (EXTERNAL)	SECOND ADDRESS (INTERNAL)	THIRD ADDRESS (INTERNAL)	FOURTH ADDRESS (INTERNAL)
XX00	XX01	XX10	XX11
XX01	XX00	XX11	XX10
XX10	XX11	XX00	XX01
XX11	XX10	XX01	XX00

LINEAR BURST ADDRESS TABLE (MODE = LOW)

FIRST ADDRESS (EXTERNAL)	SECOND ADDRESS (INTERNAL)	THIRD ADDRESS (INTERNAL)	FOURTH ADDRESS (INTERNAL)
XX00	XX01	XX10	XX11
XX01	XX10	XX11	XX00
XX10	XX11	XX00	XX01
XX11	XX00	XX01	XX10

PARTIAL TRUTH TABLE FOR WRITE COMMANDS (x18)

FUNCTION	GW#	BWE#	BWa#	BWb#
READ	Н	Н	Χ	Χ
READ	Н	L	Н	Н
WRITE Byte "a"	Н	L	L	Н
WRITE Byte "b"	Н	L	Н	L
WRITE All Bytes	Н	L	L	L
WRITE All Bytes	L	Х	Х	Х

PARTIAL TRUTH TABLE FOR WRITE COMMANDS (x32/x36)

FUNCTION	GW#	BWE#	BWa#	BWb#	BWc#	BWd#
READ	Н	Н	X	X	X	Х
READ	Н	L	Н	Н	Н	Н
WRITE Byte "a"	Н	L	L	Н	Н	Н
WRITE All Bytes	Н	L	L	L	L	L
WRITE All Bytes	L	Х	Х	Х	Х	Х

NOTE: Using BWE# and BWa# through BWd#, any one or more bytes may be written.



TRUTH TABLE

(Notes 1-8)

	ADDRESS											
OPERATION	USED		CE2#	CE2	ZZ	ADSP#	ADSC#	ADV#	WRITE#	OE#	CLK	DQ
DESELECT Cycle, Power-Down	None	Н	Х	Χ	L	Х	L	Χ	Х	Χ	L-H	High-Z
DESELECT Cycle, Power-Down	None	L	Х	L	L	L	Х	Х	X	Χ	L-H	High-Z
DESELECT Cycle, Power-Down	None	L	Н	Χ	L	L	Х	Χ	X	Χ	L-H	High-Z
DESELECT Cycle, Power-Down	None	L	Х	Г	L	Н	L	Χ	X	Χ	L-H	High-Z
DESELECT Cycle, Power-Down	None	L	Н	Χ	L	Н	L	Χ	Х	Χ	L-H	High-Z
SNOOZE MODE, Power-Down	None	Х	Х	Х	Н	Х	Х	Χ	Х	Χ	Х	High-Z
READ Cycle, Begin Burst	External	L	L	Н	L	L	Х	Х	Х	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	Н	L	L	Х	Χ	Х	Н	L-H	High-Z
WRITE Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	L	Χ	L-H	D
READ Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	Н	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	Н	L	Н	L	Χ	Н	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Х	Х	Χ	L	Н	Н	L	Н	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L-H	High-Z
WRITE Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L-H	D
WRITE Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L-H	D
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	High-Z
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L-H	High-Z
WRITE Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Χ	L-H	D
WRITE Cycle, Suspend Burst	Current	Н	Χ	Χ	L	Х	Н	Н	L	Χ	L-H	D

NOTE: 1. X means "Don't Care." # means active LOW. H means logic HIGH. L means logic LOW.

- 2. For WRITE#, L means any one or more byte write enable signals (BWa#, BWb#, BWc# or BWd#) and BWE# are LOW or GW# is LOW. WRITE# = H for all BWx#, BWE#, GW# HIGH.
- 3. BWa# enables WRITEs to DQa's and DQPa. BWb# enables WRITEs to DQb's and DQPb. BWc# enables WRITEs to DQc's and DQPc. BWd# enables WRITEs to DQd's and DQPd. DQPa and DQPb are only available on the x18 and x36 versions. DQPc and DQPd are only available on the x36 version.
- 4. All inputs except OE# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
- 5. Wait states are inserted by suspending burst.
- 6. For a WRITE operation following a READ operation, OE# must be HIGH before the input data setup time and held HIGH throughout the input data hold time.
- 7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
- 8. ADSP# LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write enable signals and BWE# LOW or GW# LOW for the subsequent L-H edge of CLK. Refer to WRITE timing diagram for clarification.



3.3V VDD, ABSOLUTE MAXIMUM RATINGS*

Voltage on VDD Supply	
Relative to Vss	0.5V to +4.6V
Voltage on VddQ Supply	
Relative to Vss	0.5V to +4.6V
Vin (DQx)	0.5V to $VDDQ + 0.5V$
VIN (inputs)	\dots -0.5V to VDD + 0.5V
Storage Temperature (TQFP)	55°C to +150°C
Storage Temperature (FBGA)	55°C to +125°C
Junction Temperature**	+150°C
Short Circuit Output Current	100mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See Micron Technical Note TN-05-14 for more information.

2.5V VDD, ABSOLUTE MAXIMUM RATINGS*

Voltage on Vdd Supply	
Relative to Vss	0.3V to +3.6V
Voltage on VddQ Supply	
Relative to Vss	0.3V to +3.6V
Vin (DQx)0.3	V to VDDQ + 0.3V
VIN (inputs)0.	.3V to V DD + $0.3V$
Storage Temperature (TQFP)	55°C to +150°C
Storage Temperature (FBGA)	55°C to +125°C
Junction Temperature**	+150°C
Short Circuit Output Current	100mA

3.3V VDD, 3.3V I/O DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

 $(0^{\circ}C \le T_A \le +70^{\circ}C; V_{DD} = +3.3V \pm 0.165V; V_{DD}Q = +3.3V \pm 0.165V \text{ unless otherwise noted})$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		VIH	2.0	V _{DD} + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	V	1, 2
Input Leakage Current	$0V \leq V$ IN $\leq V$ DD	ILı	-1.0	1.0	μA	3
Output Leakage Current	Output(s) disabled, $0V \le V_{IN} \le V_{DD}$	ILo	-1.0	1.0	μΑ	
Output High Voltage	Iон = -4.0mA	Vон	2.4	_	V	1, 4
Output Low Voltage	IoL = 8.0mA	Vol	_	0.4	V	1, 4
Supply Voltage		Vdd	3.135	3.465	V	1
Isolated Output Buffer Supply		VDDQ	3.135	3.465	V	1, 5

NOTE: 1. All voltages referenced to Vss (GND).

2. For 3.3V VDD:

 $\begin{array}{ll} \mbox{Overshoot:} & \mbox{V}_{IH} \leq +4.6 \mbox{V for } t \leq {}^t \mbox{KC/2 for } I \leq 20 \mbox{mA} \\ \mbox{Undershoot:} & \mbox{V}_{IL} \geq -0.7 \mbox{V for } t \leq {}^t \mbox{KC/2 for } I \leq 20 \mbox{mA} \\ \mbox{Power-up:} & \mbox{V}_{IH} \leq +3.6 \mbox{V and } \mbox{V}_{DD} \leq 3.135 \mbox{V for } t \leq 200 \mbox{ms} \\ \end{array}$

For 2.5V VDD:

 $\begin{array}{ll} Overshoot: & V_{IH} \leq +3.6V \ for \ t \leq {}^tKC/2 \ for \ I \leq 20mA \\ Undershoot: & V_{IL} \geq -0.5V \ for \ t \leq {}^tKC/2 \ for \ I \leq 20mA \\ \end{array}$

Power-up: VIH \leq +2.65V and VDD \leq 2.375V for t \leq 200ms 3. MODE has an internal pull-up, and input leakage = \pm 10 μ A.

- 4. The load used for Voн, VoL testing is shown in Figure 2. AC load current is higher than the stated DC values. AC I/O curves are available upon request.
- 5. VddQ should never exceed Vdd. Vdd and VddQ can be connected together.

3.3V VDD, 2.5V I/O DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

 $(0^{\circ}C \le T_{A} \le +70^{\circ}C; V_{DD} = +3.3V \pm 0.165V; V_{DD}Q = +2.5V \pm 0.125V \text{ unless otherwise noted})$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage	Data bus (DQx)	VıhQ	1.7	V _{DD} Q + 0.3	V	1, 2
	Inputs	VIH	1.7	V _{DD} + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.7	V	1, 2
Input Leakage Current	$0V \leq V_{\text{IN}} \leq V_{\text{DD}}$	ILı	-1.0	1.0	μΑ	3
Output Leakage Current	Output(s) disabled, $0V \le V_{IN} \le V_{DD}Q$ (DQx)	ILo	-1.0	1.0	μΑ	
Output High Voltage	Iон = -2.0mA	Vон	1.7	_	V	1, 4
	Iон = -1.0mA	Vон	2.0	_	V	1, 4
Output Low Voltage	lol = 2.0mA	Vol	_	0.7	V	1, 4
	loL = 1.0mA	Vol	-	0.4	V	1, 4
Supply Voltage		V _{DD}	3.135	3.6	V	1
Isolated Output Buffer Supply		VDDQ	2.375	2.625	V	1

2.5V VDD, 2.5V I/O DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

 $(0^{\circ}C \le T_A \le +70^{\circ}C; V_{DD} = +2.5V \pm 0.125V; V_{DD}Q = +2.5V \pm 0.125V \text{ unless otherwise noted})$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage	Data bus (DQx)	VıhQ	1.7	VDDQ + 0.3	V	1, 2
	Inputs	Vıн	1.7	V _{DD} + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.7	V	1, 2
Input Leakage Current	$0V \leq V_{IN} \leq V_{DD}$	ILı	-1.0	1.0	μΑ	3
Output Leakage Current	Output(s) disabled, $0V \le V_{IN} \le V_{DD}Q$ (DQx)	ILo	-1.0	1.0	μΑ	
Output High Voltage	Iон = -2.0mA	Vон	1.7	_	V	1, 4
	Iон = -1.0mA	Vон	2.0	_	V	1, 4
Output Low Voltage	IoL = 2.0mA	Vol	_	0.7	V	1, 4
	loL = 1.0mA	Vol	-	0.4	V	1, 4
Supply Voltage		VDD	2.375	2.625	V	1
Isolated Output Buffer Supply		VDDQ	2.375	2.625	V	1

NOTE: 1. All voltages referenced to Vss (GND).

2. For 3.3V VDD:

 $\begin{array}{ll} \mbox{Overshoot:} & \mbox{VIH} \leq +4.6V \mbox{ for } t \leq {}^t K \mbox{C/2 for } I \leq 20 m \mbox{M} \\ \mbox{Undershoot:} & \mbox{VIL} \geq -0.7V \mbox{ for } t \leq {}^t K \mbox{C/2 for } I \leq 20 m \mbox{A} \\ \mbox{Power-up:} & \mbox{VIH} \leq +3.6V \mbox{ and } \mbox{Vdd} \leq 3.135V \mbox{ for } t \leq 200 m \mbox{S} \\ \end{array}$

For 2.5V VDD:

Overshoot: VIH \leq +3.6V for t \leq ^tKC/2 for I \leq 20mA Undershoot: VIL \geq -0.5V for t \leq ^tKC/2 for I \leq 20mA Power-up: VIH \leq +2.65V and VDD \leq 2.375V for t \leq 200ms 3. MODE has an internal pull-up, and input leakage = \pm 10 μ A.

- 4. The load used for VoH, VoL testing is shown in Figure 4 for 2.5V I/O. AC load current is higher than the shown DC values. AC I/O curves are available upon request.
- 5. This parameter is sampled.

TQFP CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Control Input Capacitance	$T_A = 25^{\circ}C; f = 1 MHz;$	Сі	3	4	pF	1
Input/Output Capacitance (DQ)	$V_{DD} = 3.3V$	Co	4	5	рF	1
Address Capacitance		Са	3	3.5	pF	1
Clock Capacitance		Сск	3	3.5	pF	1

FBGA CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Address/Control Input Capacitance		Cı	2.5	3.5	pF	1
Output Capacitance (Q)	$T_A = 25^{\circ}C; f = 1 \text{ MHz}$	Co	4	5	pF	1
Clock Capacitance		Сск	2.5	3.5	pF	1

TOFP THERMAL RESISTANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	UNITS	NOTES
Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51.	θ_{JA}	46	°C/W	1
Thermal Resistance (Junction to Top of Case)	·	θ_{JC}	2.8	°C/W	1

FBGA THERMAL RESISTANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	UNITS	NOTES
Junction to Ambient (Airflow of 1m/s)	Test conditions follow standard test methods and procedures for measuring thermal	θ_{JA}	40	°C/W	1
Junction to Case (Top)	impedance, per EIA/JESD51.	θ_{JC}	9	°C/W	1
Junction to Pins (Bottom)		θ_{JB}	17	°C/W	1

NOTE: 1. This parameter is sampled.



IDD OPERATING CONDITIONS AND MAXIMUM LIMITS

(Note 1, unless otherwise noted)($0^{\circ}C \le T_A \le +70^{\circ}C$)

					MAX			
DESCRIPTION	SYMBOL	TYP	-6	-7.5	-10	UNITS	NOTES	
Power Supply Current: Operating	Device selected; All inputs \leq VIL or \geq VIH; Cycle time \geq ^t KC (MIN); VDD = MAX; Outputs open	loo	225	475	425	325	mA	2, 3, 4
Power Supply Current: Idle	Device selected; $V_{DD} = MAX$; $ADSC\#$, $ADSP\#$, $GW\#$, $BWx\#$, $ADV\# \ge V_{IH}$; AII inputs $\le V_{SS} + 0.2$ or $\ge V_{DD} - 0.2$; $Cycle\ time \ge {}^tKC\ (MIN)$	I _{DD1}	55	110	100	85	mA	2, 3, 4
CMOS Standby	<u> </u>		0.4	10	10	10	mA	3, 4
TTL Standby	y Device deselected; V _{DD} = MAX; All inputs ≤ V _{IL} or ≥ V _{IH} ; All inputs static; CLK frequency = 0		8	25	25	25	mA	3, 4
Clock Running			55	110	90	85	mA	3, 4

- NOTE: 1. If $V_{DD} = +3.3V$, then $V_{DD}Q = +3.3V$ or +2.5V. If $V_{DD} = +2.5V$, then $V_{DD}Q = +2.5V$. Voltage tolerances: $+3.3V \pm 0.165$ or $+2.5V \pm 0.125V$ for all values of $V_{DD}Q$ and $V_{DD}Q$.
 - 2. Ibb is specified with no output current and increases with faster cycle times. IbbQ increases with faster cycle times and greater output loading.
 - 3. "Device deselected" means device is in power-down mode as defined in the truth table. "Device selected" means device is active (not in power-down mode).
 - 4. Typical values are measured at 3.3V, 25°C, and 10ns cycle time.



AC ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

(Notes 1, 10 unless otherwise noted) ($0^{\circ}C \le T_{A} \le +70^{\circ}C$)

		-	6	-7	' .5	-1	10		
DESCRIPTION	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Clock				•		•	•		
Clock cycle time	^t KC	6.0		7.5		10		ns	
Clock frequency	^f KF		166		133		100	MHz	
Clock HIGH time	^t KH	2.3		2.5		3.0		ns	2
Clock LOW time	^t KL	2.3		2.5		3.0		ns	2
Output Times	·								
Clock to output valid	^t KQ		3.5		4.0		5.0	ns	
Clock to output invalid	^t KQX	1.5		1.5		1.5		ns	3
Clock to output in Low-Z	^t KQLZ	0		0		0		ns	3, 4, 5, 6
Clock to output in High-Z	^t KQHZ		3.5		4.2		5.0	ns	3, 4, 5, 6
OE# to output valid	^t OEQ		3.5		4.2		5.0	ns	7
OE# to output in Low-Z	^t OELZ	0		0		0		ns	3, 4, 5, 6
OE# to output in High-Z	^t OEHZ		3.5		4.2		4.5	ns	3, 4, 5, 6
Setup Times									
Address	^t AS	1.5		1.5		2.0		ns	8, 9
Address status (ADSC#, ADSP#)	^t ADSS	1.5		1.5		2.0		ns	8, 9
Address advance (ADV#)	^t AAS	1.5		1.5		2.0		ns	8, 9
Write signals (BWa#-BWd#, BWE#, GW#)	^t WS	1.5		1.5		2.0		ns	8, 9
Data-in	^t DS	1.5		1.5		2.0		ns	8, 9
Chip enables (CE#, CE2#, CE2)	^t CES	1.5		1.5		2.0		ns	8, 9
Hold Times	'								
Address	^t AH	0.5		0.5		0.5		ns	8, 9
Address status (ADSC#, ADSP#)	^t ADSH	0.5		0.5		0.5		ns	8, 9
Address advance (ADV#)	^t AAH	0.5		0.5		0.5		ns	8, 9
Write signals (BWa#-BWd#, BWE#, GW#)	^t WH	0.5		0.5		0.5		ns	8, 9
Data-in	^t DH	0.5		0.5		0.5		ns	8, 9
Chip enables (CE#, CE2#, CE2)	^t CEH	0.5		0.5		0.5		ns	8, 9

- NOTE: 1. Test conditions as specified with the output loading shown in Figure 1 for +3.3V I/O (VDDQ = +3.3V ±0.165V) and Figure 3 for 2.5V I/O (VDDQ = +2.5V ±0.125V) unless otherwise noted.
 - 2. Measured as HIGH above VIH and LOW below VIL.
 - 3. This parameter is measured with the output loading shown in Figure 2.
 - 4. This parameter is sampled.
 - 5. Transition is measured ±500mV from steady state voltage.
 - 6. Refer to Technical Note TN-58-09, "Synchronous SRAM Bus Contention Design Considerations," for a more thorough discussion on these parameters.
 - 7. OE# is a "Don't Care" when a byte write enable is sampled LOW.
 - 8. A WRITE cycle is defined by at least one byte write enable LOW and ADSP# HIGH for the required setup and hold times. A READ cycle is defined by all byte write enables HIGH and ADSC# or ADV# LOW or ADSP# LOW for the required setup and hold times.
 - 9. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when either ADSP# or ADSC# is LOW and chip enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK when either ADSP# or ADSC# is LOW to remain enabled.
 - 10. If $V_{DD} = +3.3V$, then $V_{DD}Q = +3.3V$ or +2.5V. If $V_{DD} = +2.5V$, then $V_{DD}Q = +2.5V$. Voltage tolerances: $+3.3V \pm 0.165$ or $+2.5V \pm 0.125V$ for all values of $V_{DD}Q$.

3.3V VDD, 3.3V I/O AC TEST CONDITIONS

Input pulse levels VIH = (VDD/2.2) + 1.5V
VIL = (VDD/2.2) - 1.5V
Input rise and fall times1ns
Input timing reference levels
Output reference levelsVDDQ/2.2
Output load See Figures 1 and 2

3.3V I/O Output Load Equivalents




Figure 1

3.3V VDD, 2.5V I/O AC TEST CONDITIONS

Input pulse levels VIH = (VDD/2.64) + 1.25V
VIL = (VDD/2.64) - 1.25V
Input rise and fall times1ns
Input timing reference levelsVDD/2.64
Output reference levelsVDDQ/2
Output load See Figures 3 and 4




Figure 2

2.5V VDD, 2.5V I/O AC TEST CONDITIONS

Input pulse levels Vih = (Vdd/2) + 1.25V
Input rise and fall times 1ns
Input timing reference levelsVDD/2
Output reference levelsVDDQ/2
Output load See Figures 3 and 4

2.5V I/O Output Load Equivalents




Figure 3




Figure 4

LOAD DERATING CURVES

Micron 1 Meg x 18, 512K x 32 and 512K x 36 SyncBurst SRAM timing is dependent upon the capacitive loading on the outputs.

Consult the factory for copies of I/O current versus voltage curves.



SNOOZE MODE

SNOOZE MODE is a low-current, "power-down" mode in which the device is deselected and current is reduced to Isb2z. The duration of SNOOZE MODE is dictated by the length of time ZZ is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored.


ZZ is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE. When ZZ becomes a logic HIGH, Isb2z is guaranteed after the setup time ^tZZ is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.

SNOOZE MODE ELECTRICAL CHARACTERISTICS


DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Current during SNOOZE MODE	ZZ≥VIH	Isb2Z		10	mA	
ZZ active to input ignored		tZZ		2(^t KC)	ns	1
ZZ inactive to input sampled		^t RZZ	2(^t KC)		ns	1
ZZ active to snooze current		^t ZZI		2(^t KC)	ns	1
ZZ inactive to exit snooze current		^t RZZI	0		ns	1

NOTE: 1. This parameter is sampled.

SNOOZE MODE WAVEFORM



READ TIMING³



READ TIMING PARAMETERS

	-	6	-7	.5	-10		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t KC	6.0		7.5		10		ns
fKF		166		133		100	MHz
tKH	2.3		2.5		3.0		ns
^t KL	2.3		2.5		3.0		ns
tKQ		3.5		4.0		5.0	ns
tKQX	1.5		1.5		1.5		ns
tKQLZ	0		0		1.0		ns
tKQHZ		3.5		4.2		5.0	ns
^t OEQ		3.5		4.2		5.0	ns
^t OELZ	0		0		0		ns
^t OEHZ		3.5		4.2		4.5	ns


		6	-7.5		-10		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t AS	1.5		1.5		2.0		ns
^t ADSS	1.5		1.5		2.0		ns
^t AAS	1.5		1.5		2.0		ns
tWS	1.5		1.5		2.0		ns
^t CES	1.5		1.5		2.0		ns
^t AH	0.5		0.5		0.5		ns
^t ADSH	0.5		0.5		0.5		ns
^t AAH	0.5		0.5		0.5		ns
tWH	0.5		0.5		0.5		ns
^t CEH	0.5		0.5		0.5		ns

NOTE: 1. Q(A2) refers to output from address A2. Q(A2 + 1) refers to output from the next internal burst address following A2.

- 2. CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE# is HIGH, CE2# is HIGH and CE2 is LOW.
- 3. Timing is shown assuming that the device was not enabled before entering into this sequence. OE# does not cause Q to be driven until after the following clock rising edge.
- 4. Outputs are disabled within two clock cycles after deselect.



WRITE TIMING




WRITE TIMING PARAMETERS

	-	6	-7	.5	-10		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
tKC	6.0		7.5		10		ns
fKF		166		133		100	MHz
^t KH	2.3		2.5		3.0		ns
^t KL	2.3		2.5		3.0		ns
tOEHZ		3.5		4.2		4.5	ns
^t AS	1.5		1.5		2.0		ns
^t ADSS	1.5		1.5		2.0		ns
^t AAS	1.5		1.5		2.0		ns
tWS	1.5		1.5		2.0		ns

	-	6	-7.5		-10		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t DS	1.5		1.5		2.0		ns
^t CES	1.5		1.5		2.0		ns
^t AH	0.5		0.5		0.5		ns
^t ADSH	0.5		0.5		0.5		ns
^t AAH	0.5		0.5		0.5		ns
^t WH	0.5		0.5		0.5		ns
^t DH	0.5		0.5		0.5		ns
^t CEH	0.5		0.5		0.5		ns

- NOTE: 1. D(A2) refers to input for address A2. D(A2 + 1) refers to input for the next internal burst address following A2.
 - 2. CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE# is HIGH, CE2# is HIGH and CE2 is LOW.
 - 3. OE# must be HIGH before the input data setup and held HIGH throughout the data hold time. This prevents input/output data contention for the time period prior to the byte write enable inputs being sampled.
 - 4. ADV# must be HIGH to permit a WRITE to the loaded address.
 - 5. Full-width WRITE can be initiated by GW# LOW; or by GW# HIGH, BWE# LOW and BWa#-BWb# LOW for x18 device; or GW# HIGH, BWE# LOW and BWa#-BWd# LOW for x32 and x36 devices.

READ/WRITE TIMING³



READ/WRITE TIMING PARAMETERS

	-	6	-7	.5	-1	0	
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t KC	6.0		7.5		10		ns
fKF		166		133		100	MHz
^t KH	2.3		2.5		3.0		ns
^t KL	2.3		2.5		3.0		ns
tKQ		3.5		4.0		5.0	ns
^t KQLZ	0		0		1.0		ns
tOELZ	0		0		0		ns
tOEHZ		3.5		4.2		4.5	ns
^t AS	1.5		1.5		2.0		ns

		6	-7	.5	-1	0	
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t ADSS	1.5		1.5		2.0		ns
tWS	1.5		1.5		2.0		ns
^t DS	1.5		1.5		2.0		ns
^t CES	1.5		1.5		2.0		ns
^t AH	0.5		0.5		0.5		ns
^t ADSH	0.5		0.5		0.5		ns
tWH	0.5		0.5		0.5		ns
^t DH	0.5		0.5		0.5		ns
^t CEH	0.5		0.5		0.5		ns

NOTE: 1. Q(A4) refers to output from address A4. Q(A4 + 1) refers to output from the next internal burst address following A4.

- 2. CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE# is HIGH, CE2# is HIGH and CE2 is LOW.
- 3. The data bus (Q) remains in High-Z following a WRITE cycle unless an ADSP#, ADSC# or ADV# cycle is performed.
- 4. GW# is HIGH
- 5. Back-to-back READs may be controlled by either ADSP# or ADSC#.

IEEE 1149.1 SERIAL BOUNDARY SCAN (JTAG)

The SRAM incorporates a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 2.5V I/O logic levels.

The SRAM contains a TAP controller, instruction register, boundary scan register, bypass register and ID register.

DISABLING THE JTAG FEATURE

These pins can be left floating (unconnected), if the JTAG function is not to be implemented. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

TEST ACCESS PORT (TAP)

TEST CLOCK (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

TEST MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this pin unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

TEST DATA-IN (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see Figure 5. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See Figure 6.)




Figure 5
TAP Controller State Diagram

NOTE: The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

TEST DATA-OUT (TDO)

The TDO output pin is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. (See Figure 5.) The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Figure 6.)

PERFORMING A TAP RESET

A RESET is performed by forcing TMS HIGH (VDD) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

TAP REGISTERS

Registers are connected between the TDI and TDO pins and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

INSTRUCTION REGISTER

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins as shown in Figure 5. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

BYPASS REGISTER

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO pins. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (Vss) when the BYPASS instruction is executed.

BOUNDARY SCAN REGISTER

The boundary scan register is connected to all the input and bidirectional pins on the SRAM. Several no connect (NC) pins are also included in the scan register to reserve pins for 9Mb and 18Mb Claymore SRAMs. The x36 configuration has a 68-bit-long register, and the x18 configuration has a 49-bit-long register.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the




Figure 6
TAP Controller Block Diagram



register is connected to TDI, and the LSB is connected to TDO.

IDENTIFICATION (ID) REGISTER

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

TAP INSTRUCTION SET OVERVIEW

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented. The TAP controller cannot be used to load address, data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1.

The TAP controller does recognize an all-0 instruction. When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO pins and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1-compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bi-directional pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold time (tCS plus tCH). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

Note that since the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction will have the same effect as the Pause-DR command.


BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between TDI and TDO. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

RESERVED

These instruction are not implemented but are reserved for future use. Do not use these instructions.





TAP AC ELECTRICAL CHARACTERISTICS

(Notes 1, 2) $(+20^{\circ}C \le T_{J} \le +100^{\circ}C; +2.4V \le V_{DD} \le +2.6V)$

DESCRIPTION	SYMBOL	MIN	MAX	UNITS		
Clock						
Clock cycle time	t _{THTH}	100		ns		
Clock frequency	fTF		10	MHz		
Clock HIGH time	^t THTL	40		ns		
Clock LOW time	^t TLTH	40		ns		
Output Times	·			•		
TCK LOW to TDO unknown	^t TLOX	0		ns		
TCK LOW to TDO valid	^t TLOV		20	ns		
TDI valid to TCK HIGH	^t DVTH	10		ns		
TCK HIGH to TDI invalid	^t THDX	10		ns		
Setup Times						
TMS setup	^t MVTH	10		ns		
Capture setup	^t CS	10		ns		
Hold Times						
TMS hold	^t THMX	10		ns		
Capture hold	^t CH	10		ns		

NOTE: 1. [†]CS and [†]CH refer to the setup and hold time requirements of latching data from the boundary scan register.

2. Test conditions are specified using the load in Figure 7.



TAP AC TEST CONDITIONS

Input pulse levels Vss	to 2.5V
Input rise and fall times	1ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V




Figure 7
TAP AC Output Load Equivalent

TAP DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

 $(+20^{\circ}C \le T_1 \le +110^{\circ}C; +2.4V \le V_{DD} \le +2.6V \text{ unless otherwise noted})$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	1.7	V _{DD} + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.7	V	1, 2
Input Leakage Current	$0V \le V$ IN $\le V$ DD	ILı	-5.0	5.0	μA	
Output Leakage Current	Output(s) disabled,	ILo	-5.0	5.0	μΑ	
	$0V \le VIN \le VDDQ (DQx)$					
Output Low Voltage	lolc = 100µA	V _{OL1}		0.2	V	1
Output Low Voltage	IOLT = 2mA	V _{OL2}		0.7	V	1
Output High Voltage	Iонс = -100µА	V он1	2.1		V	1
Output High Voltage	І онт = -2mA	V он2	1.7		V	1

NOTE: 1. All voltages referenced to Vss (GND).

2. Overshoot: VIH (AC) \leq VDD + 1.5V for t \leq tKHKH/2 Undershoot: VIL (AC) \geq -0.5V for t \leq tKHKH/2

Power-up: Vih $\leq +2.6$ V and Vdd ≤ 2.4 V and Vdd ≤ 1.4 V for t ≤ 200 ms

During normal operation, VDDQ must not exceed VDD. Control input signals (such as LD#, R/W#, etc.) may not have

pulse widths less than ^tKHKL (MIN) or operate at frequencies exceeding ^fKF (MAX).

IDENTIFICATION REGISTER DEFINITIONS

INSTRUCTION FIELD	512K x 18	DESCRIPTION
REVISION NUMBER (31:28)	xxxx	Reserved for version number.
DEVICE DEPTH (27:23)	00111	Defines depth of 256K or 512K words.
DEVICE WIDTH (22:18)	00011	Defines width of x18 or x36 bits.
MICRON DEVICE ID (17:12)	xxxxx	Reserved for future use.
MICRON JEDEC ID CODE (11:1)	00000101100	Allows unique identification of SRAM vendor.
ID Register Presence Indicator (0)	1	Indicates the presence of an ID register.

SCAN REGISTER SIZES

REGISTER NAME	BIT SIZE
Instruction	3
Bypass	1
ID	32
Boundary Scan	68

INSTRUCTION CODES

INSTRUCTION	CODE	DESCRIPTION
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High-Z state. This instruction is not 1149.1-compliant.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1-compliant.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



FBGA BOUNDARY SCAN ORDER (x18)

FBGA BIT#	SIGNAL NAME	PIN ID
1	SA	TBD
2	SA	TBD
3	SA	TBD
4	SA	TBD
5	SA	TBD
6	SA	TBD
7	SA	TBD
8	DQa	TBD
9	DQa	TBD
10	DQa	TBD
11	DQa	TBD
12	ZZ	TBD
13	DQa	TBD
14	DQa	TBD
15	DQa	TBD
16	DQa	TBD
17	DQPa	TBD
18	SA	TBD
19	SA	TBD
20	SA	TBD
21	ADV#	TBD
22	ADSP	TBD
23	ADSC#	TBD
24	OE# (G#)	TBD
25	BWE#	TBD
26	GW#	TBD

FBGA BIT#	SIGNAL NAME	PIN ID
27	CLK	TBD
28	SA	TBD
29	BWa#	TBD
30	BWb#	TBD
31	SA	TBD
32	CE#	TBD
33	SA	TBD
34	SA	TBD
35	DQb	TBD
36	DQb	TBD
37	DQb	TBD
38	DQb	TBD
39	VDD	TBD
40	DQb	TBD
41	DQb	TBD
42	DQb	TBD
43	DQb	TBD
44	DQPb	TBD
45	MODE (LBO#)	TBD
46	SA	TBD
47	SA	TBD
48	SA	TBD
49	SA	TBD
50	SA1	TBD
51	SA0	TBD




FBGA BOUNDARY SCAN ORDER (x32/36)

FBGA BIT#	SIGNAL NAME	PIN ID
1	SA	TBD
2	SA	TBD
3	SA	TBD
4	SA	TBD
5	SA	TBD
6	SA	TBD
7	SA	TBD
8	NC/DQPa	TBD
9	DQa	TBD
10	DQa	TBD
11	DQa	TBD
12	DQa	TBD
13	DQa	TBD
14	DQa	TBD
15	DQa	TBD
16	DQa	TBD
17	ZZ	TBD
18	DQb	TBD
19	DQb	TBD
20	DQb	TBD
21	DQb	TBD
22	DQb	TBD
23	DQb	TBD
24	DQb	TBD
25	DQb	TBD
26	NC/DQPb	TBD
27	SA	TBD
28	SA	TBD
29	ADV#	TBD
30	ADSP#	TBD
31	ADSC#	TBD
32	OE# (G#)	TBD
33	BWE#	TBD
34	GW#	TBD
35	CLK	TBD

FBGA BIT#	SIGNAL NAME	PIN ID
36	SA	TBD
37	BWa#	TBD
38	BWb#	TBD
39	BWc#	TBD
40	BWd#	TBD
41	SA	TBD
42	CE#	TBD
43	SA	TBD
44	SA	TBD
45	NC/DQPc	TBD
46	DQc	TBD
47	DQc	TBD
48	DQc	TBD
49	DQc	TBD
50	DQc	TBD
51	DQc	TBD
52	DQc	TBD
53	DQc	TBD
54	V _{DD}	TBD
55	DQd	TBD
56	DQd	TBD
57	DQd	TBD
58	DQd	TBD
59	DQd	TBD
60	DQd	TBD
61	DQd	TBD
62	DQd	TBD
63	NC/DQPd	TBD
64	MODE (LBO#)	TBD
65	SA	TBD
66	SA	TBD
67	SA	TBD
68	SA	TBD
69	SA1	TBD
70	SA0	TBD



FBGA PART MARKING GUIDE




QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress Semiconductor, IDT, and Micron Technology, Inc.

ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc., and the architecture is supported by Micron Technology, Inc., and Motorola Inc.



100-PIN PLASTIC TQFP (JEDEC LQFP)





NOTE: 1. All dimensions in millimeters $\frac{MAX}{MIN}$ or typical where noted.

2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.



165-PIN FBGA





NOTE: 1. All dimensions in millimeters $\frac{MAX}{MIN}$ or typical where noted.

2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900
E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992
SyncBurst is a trademark and Micron is a registered trademark of Micron Technology, Inc.
Pentium is a registered trademark of Intel Corporation.



REVISION HISTORY

Changed FBGA capacitance values, Rev. 7/00, ADVANCEAug/ Cı; TYP 2.5 pF from 4 pF; MAX 3.5 pF from 5 pF	/8/00
Co; TYP 4 pF from 6 pF; MAX 5 pF from 7 pF	
Сск; TYP 2.5 pF from 5 pF; MAX 3.5 pF from 6 pF	
Removed Industrial Temperature references, Rev. 7/00, ADVANCE	24/00
Added 165-pin FBGA package, Rev. 7/00, ADVANCE	28/00
Added FBGA part marking references	
Removed 119-pin PBGA and references	
Added Note: "ÎT available for -8.5 and -10 speed grades"	
Change Pin 14 to NC from Vdd, Rev. 4/00, ADVANCEApr/1	13/00
Added note: ZZ has internal pull-down	
II I I I I I I I I I I I I I I I I I I	10.100
Updated Boundary Scan Order, Rev. 3/00, ADVANCE	/6/00
Added ADVANCE status, Rev. 1/00, ADVANCE	10/00
Added ADVAINCE Status, Rev. 1/00, ADVAINCEJan/1	10/00
MT58L1MY18D, Rev. 11/99, ADVANCE	11/99
Added BGA JTAG functionality	17.00
Added Dark Tria Turiotionally	