

Monolithic, Wideband, High Slew Rate, High Output Current Buffer

The HA-5002/883 is a monolithic, wideband, high slew rate, high output current, buffer amplifier.

Utilizing the advantages of the Intersil Dielectric Isolation technologies, the HA-5002/883 current buffer offers 1300V/ μ s slew rate typically and 1000V/ μ s minimum with 110MHz of bandwidth. The ± 100 mA minimum output current capability is enhanced by a 3 Ω output impedance.

The monolithic HA-5002/883 will replace the hybrid LH0002 with corresponding performance increases. These characteristics range from the 3M Ω (typ) input impedance to the increased output voltage swing. Monolithic design technologies have allowed a more precise buffer to be developed with more than an order of magnitude smaller gain error. The voltage gain is 0.98 guaranteed minimum with a 1k Ω load and 0.96 minimum with a 100 Ω load.

The HA-5002/883 will provide many present hybrid users with a higher degree of reliability and at the same time increase overall circuit performance.

Ordering Information

PART NUMBER	PART MARKING	TEMP RANGE (°C)	PACKAGE
HA2-5002/883	HA2-5002/883	-55 to +125	8 Pin Can
HA4-5002/883	HA4-5002/883	-55 to +125	20 Ld Ceramic LCC

Features

- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Voltage Gain ($R_L = 1k\Omega$) 0.98 (Min)
0.995 (Typ)
($R_L = 100\Omega$) 0.96 (Min)
0.971 (Typ)
- High Input Impedance 1.5M Ω (Min)
3M Ω (Typ)
- Low Output Impedance 5 Ω (Max)
3 Ω (Typ)
- Very High Slew Rate 1000V/ μ s (Min)
1300V/ μ s (Typ)
- Wide Small Signal Bandwidth 110MHz (Typ)
- High Output Current 100mA (Min)
- High Pulsed Output Current 400mA (Max)
- Monolithic Dielectric Isolation Construction
- Replaces Hybrid LH0002

Applications

- Line Driver
- Data Acquisition
- 110MHz Buffer
- High Power Current Booster
- High Power Current Source
- Sample and Holds
- Radar Cable Driver
- Video Products

Pinouts





TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)Device Tested at: $V_{SUPPLY} = \pm 12V$ and $\pm 15V$, $R_{SOURCE} = 50\Omega$, $C_{LOAD} \leq 10pF$, $V_{IN} = 0V$, Unless Otherwise Specified.

PARAMETERS	SYMBOL	CONDITIONS	GROUP A SUBGROUPS	TEMPERATURE (°C)	MIN	MAX	UNITS
Output Voltage Swing	+V _{OUT1}	$V_{SUP} = \pm 15V$, $R_L = 100\Omega$, $V_{IN} = +15V$	1	+25	10	-	V
			2, 3	+125, -55	10	-	V
	-V _{OUT1}	$V_{SUP} = \pm 15V$, $R_L = 100\Omega$, $V_{IN} = -15V$	1	+25	-	-10	V
			2, 3	+125, -55	-	-10	V
	+V _{OUT2}	$V_{SUP} = \pm 15V$, $R_L = 1k\Omega$, $V_{IN} = +15V$	1	+25	10	-	V
			2, 3	+125, -55	10	-	V
	-V _{OUT2}	$V_{SUP} = \pm 15V$, $R_L = 1k\Omega$, $V_{IN} = -15V$	1	+25	-	-10	V
			2, 3	+125, -55	-	-10	V
	+V _{OUT3}	$V_{SUP} = \pm 12V$, $R_L = 1k\Omega$, $V_{IN} = +12V$	1	+25	10	-	V
			2, 3	+125, -55	10	-	V
	-V _{OUT3}	$V_{SUP} = \pm 12V$, $R_L = 1k\Omega$, $V_{IN} = -12V$	1	+25	-	-10	V
			2, 3	+125, -55	-	-10	V
Output Current	+I _{OUT1}	$V_{SUP} = \pm 15V$, $V_{OUT} = +10V$	1	+25	100	-	mA
			2, 3	+125, -55	100	-	mA
	-I _{OUT1}	$V_{SUP} = \pm 15V$, $V_{OUT} = -10V$	1	+25	-	-100	mA
			2, 3	+125, -55	-	-100	mA
	+I _{OUT2}	$V_{SUP} = \pm 12V$, $V_{OUT} = +10V$	1	+25	100	-	mA
			2, 3	+125, -55	100	-	mA
Power Supply Rejection Ratio	+PSRR ₁	$\Delta V_{SUP} = \pm 5V$, $V_+ = +20V$, $V_- = -15V$, $V_+ = +10V$, $V_- = -15V$	1	+25	54	-	dB
			2, 3	+125, -55	54	-	dB
	-PSRR ₁	$\Delta V_{SUP} = \pm 5V$, $V_+ = +15V$, $V_- = -20V$, $V_+ = +15V$, $V_- = -10V$	1	+25	54	-	dB
			2, 3	+125, -55	54	-	dB
	+PSRR ₂	$\Delta V_{SUP} = \pm 5V$, $V_+ = +17V$, $V_- = -12V$, $V_+ = +7V$, $V_- = -12V$	1	+25	54	-	dB
			2, 3	+125, -55	54	-	dB
Power Supply Current	+ICC ₁	$V_{SUP} = \pm 15V$, $V_{OUT} = 0V$	1	+25	-	10	mA
			2, 3	+125, -55	-	10	mA
	-ICC ₁	$V_{SUP} = \pm 15V$, $V_{OUT} = 0V$	1	+25	-10	-	mA
			2, 3	+125, -55	-10	-	mA
	+ICC ₂	$V_{SUP} = \pm 12V$, $V_{OUT} = 0V$	1	+25	-	10	mA
			2, 3	+125, -55	-	10	mA
	-ICC ₂	$V_{SUP} = \pm 12V$, $V_{OUT} = 0V$	1	+25	-10	-	mA
			2, 3	+125, -55	-10	-	mA

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

Table 2 Intentionally Left Blank. See AC Specifications in Table 3

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Characterized at: $V_{SUPPLY} = \pm 15V$ or $\pm 12V$, $R_{LOAD} = 1k\Omega$, $C_{LOAD} \leq 10pF$, Unless Otherwise Specified.

PARAMETERS	SYMBOL	CONDITIONS	NOTES	TEMPERATURE (°C)	MIN	MAX	UNITS
Input Resistance	R_{IN1}	$V_{SUP} = \pm 15V$	1	+25	1.5	-	$M\Omega$
	R_{IN2}	$V_{SUP} = \pm 12V$	1	+25	1.5	-	$M\Omega$
Slew Rate	+SR ₁	$V_{SUP} = \pm 15V$, $V_{OUT} = -5V$ to $+5V$	1	+25	1000	-	V/ μs
				+125, -55	1000	-	V/ μs
	-SR ₁	$V_{SUP} = \pm 15V$, $V_{OUT} = +5V$ to $-5V$	1	+25	1000	-	V/ μs
				+125, -55	1000	-	V/ μs
	+SR ₂	$V_{SUP} = \pm 12V$, $V_{OUT} = -5V$ to $+5V$	1	+25	1000	-	V/ μs
				+125, -55	1000	-	V/ μs
Rise and Fall Time	T_R	$V_{SUP} = \pm 15V$ or $\pm 12V$, $V_{OUT} = 0$ to $+500mV$	1, 2	+25	-	10	ns
			1, 2	+125, -55	-	10	ns
	T_F	$V_{SUP} = \pm 15V$ or $\pm 12V$, $V_{OUT} = 0$ to $-500mV$	1, 2	+25	-	10	ns
			1, 2	+125, -55	-	10	ns
Overshoot	+OS	$V_{SUP} = \pm 12V$ or $\pm 15V$, $V_{OUT} = 0$ to $+500mV$	1	+25	-	30	%
				+125, -55	-	30	%
	-OS	$V_{SUP} = \pm 12V$ or $\pm 15V$, $V_{OUT} = 0$ to $-500mV$	1	+25	-	30	%
				+125, -55	-	30	%
Quiescent Power Consumption	PC ₁	$V_{SUP} = \pm 15V$, $V_{IN} = 0V$, $I_{OUT} = 0mA$	1, 3	+25	-	300	mW
				+125, -55	-	300	mW
	PC ₂	$V_{SUP} = \pm 12V$, $V_{IN} = 0V$, $I_{OUT} = 0mA$	1, 3	+25	-	240	mW
				+125, -55	-	240	mW
Output Resistance	R_{OUT1}	$V_{SUP} = \pm 12V$	1	+25	-	5	Ω
	R_{OUT2}	$V_{SUP} = \pm 12V$	1	+25	-	5	Ω

NOTES:

- Parameters listed in Table 3 are controlled via design or process parameters and are not directly tested at final production. These parameters are lab characterized upon initial design release, or upon design changes. These parameters are guaranteed by characterization based upon data from multiple production runs which reflect lot to lot and within lot variation.
- Measured between 10% and 90% points.
- Quiescent Power Consumption based upon Quiescent Supply Current test maximum. (No load on outputs.)

TABLE 4. ELECTRICAL TEST REQUIREMENTS

MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (SEE TABLE 1)
Interim Electrical Parameters (Pre Burn-In)	1
Final Electrical Test Parameters	1 (Note 1), 2, 3
Group A Test Requirements	1, 2, 3
Groups C and D Endpoints	1

NOTE:

- PDA applies to Subgroup 1 only.


Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP): V1-



TRANSISTOR COUNT: 27

PROCESS: Bipolar Dielectric Isolation

Metallization Mask Layout



Ceramic Leadless Chip Carrier Packages (CLCC)



J20.A MIL-STD-1835 CQCC1-N20 (C-2)
20 PAD CERAMIC LEADLESS CHIP CARRIER PACKAGE


SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.060	0.100	1.52	2.54	6, 7
A1	0.050	0.088	1.27	2.23	-
B	-	-	-	-	-
B1	0.022	0.028	0.56	0.71	2, 4
B2	0.072 REF		1.83 REF		-
B3	0.006	0.022	0.15	0.56	-
D	0.342	0.358	8.69	9.09	-
D1	0.200 BSC		5.08 BSC		-
D2	0.100 BSC		2.54 BSC		-
D3	-	0.358	-	9.09	2
E	0.342	0.358	8.69	9.09	-
E1	0.200 BSC		5.08 BSC		-
E2	0.100 BSC		2.54 BSC		-
E3	-	0.358	-	9.09	2
e	0.050 BSC		1.27 BSC		-
e1	0.015	-	0.38	-	2
h	0.040 REF		1.02 REF		5
j	0.020 REF		0.51 REF		5
L	0.045	0.055	1.14	1.40	-
L1	0.045	0.055	1.14	1.40	-
L2	0.075	0.095	1.91	2.41	-
L3	0.003	0.015	0.08	0.38	-
ND	5		5		3
NE	5		5		3
N	20		20		3

Rev. 0 5/18/94

NOTES:

1. Metallized castellations shall be connected to plane 1 terminals and extend toward plane 2 across at least two layers of ceramic or completely across all of the ceramic layers to make electrical connection with the optional plane 2 terminals.
2. Unless otherwise specified, a minimum clearance of 0.015 inch (0.38mm) shall be maintained between all metallized features (e.g., lid, castellations, terminals, thermal pads, etc.)
3. Symbol "N" is the maximum number of terminals. Symbols "ND" and "NE" are the number of terminals along the sides of length "D" and "E", respectively.
4. The required plane 1 terminals and optional plane 2 terminals (if used) shall be electrically connected.
5. The corner shape (square, notch, radius, etc.) may vary at the manufacturer's option, from that shown on the drawing.
6. Chip carriers shall be constructed of a minimum of two ceramic layers.
7. Dimension "A" controls the overall package thickness. The maximum "A" dimension is package height before being solder dipped.
8. Dimensioning and tolerancing per ANSI Y14.5M-1982.
9. Controlling dimension: INCH.

Metal Can Packages (Can)



NOTES:

1. (All leads) Øb applies between L1 and L2. Øb1 applies between L2 and 0.500 from the reference plane. Diameter is uncontrolled in L1 and beyond 0.500 from the reference plane.
2. Measured from maximum diameter of the product.
3. α is the basic spacing from the centerline of the tab to terminal 1 and β is the basic spacing of each lead or lead position (N -1 places) from α , looking at the bottom of the package.
4. N is the maximum number of terminal positions.
5. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
6. Controlling dimension: INCH.

T8.C MIL-STD-1835 MACY1-X8 (A1) 8 LEAD METAL CAN PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.165	0.185	4.19	4.70	-
Øb	0.016	0.019	0.41	0.48	1
Øb1	0.016	0.021	0.41	0.53	1
Øb2	0.016	0.024	0.41	0.61	-
ØD	0.335	0.375	8.51	9.40	-
ØD1	0.305	0.335	7.75	8.51	-
ØD2	0.110	0.160	2.79	4.06	-
e	0.200 BSC		5.08 BSC		-
e1	0.100 BSC		2.54 BSC		-
F	-	0.040	-	1.02	-
k	0.027	0.034	0.69	0.86	-
k1	0.027	0.045	0.69	1.14	2
L	0.500	0.750	12.70	19.05	1
L1	-	0.050	-	1.27	1
L2	0.250	-	6.35	-	1
Q	0.010	0.045	0.25	1.14	-
α	45° BSC		45° BSC		3
β	45° BSC		45° BSC		3
N	8		8		4

Rev. 0 5/18/94

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.

Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com